DS91C180TMAX/NOPB - National Semiconductor

DS91D180/DS91C180

November 9, 2009

100 MHz M-LVDS Line Driver/Receiver Pair

General Description

The DS91D180 and DS91C180 are 100 MHz M-LVDS (Mul-

tipoint Low Voltage Differential Signaling) line driver/receiver

pairs designed for applications that utilize multipoint networks

(e.g. clock distribution in ATCA and uTCA based systems).

M-LVDS is a new bus interface standard (TIA/EIA-899) opti-

mized for multidrop networks. Controlled edge rates, tight

input receiver thresholds and increased drive strength are

sone of the key enhancments that make M-LVDS devices an

ideal choice for distributing signals via multipoint networks.

The DS91D180/DS91C180 driver input accepts

LVTTL/LVCMOS signals and converts them to differential M-

LVDS signal levels. The DS91D180/DS91C180 receiver ac-

cepts low voltage differential signals (LVDS, B-LVDS, M-

LVDS, LV-PECL and CML) and converts them to 3V

LVCMOS signals. The DS91D180 device has a M-LVDS type

1 receiver input with no offset.The DS91C180 device has a

type 2 receiver input which enable failsafe functionality.

Features

■DC to 100+ MHz / 200+ Mbps low power, low EMI

operation

■Optimal for ATCA, uTCA clock distribution networks

■Meets or exceeds TIA/EIA-899 M-LVDS Standard

■Wide Input Common Mode Voltage for Increased Noise

Immunity

■DS91D180 has type 1 receiver input

■DS91C180 has type 2 receiver input for fail-safe

functionality

■Industrial temperature range

■Space saving SOIC-14 package (JEDEC MS-012)

Typical Application in an ATCA Clock Distribution Network

20041930

DS91D180/DS91C180 100 MHz M-LVDS Line Driver/Receiver Pair

Connection Diagram

20041926

Top View

Order Number DS91D180TMA, DS91C180TMA

See NS Package Number M14A

Logic Diagram

20041925

Ordering Information

Order Number Receiver Input Function Package Type

DS91D180TMA type 1 Data (0V threshold receiver) SOIC/M14A

DS91C180TMA type 2 Control (offset fail-safe receiver) SOIC/M14A

M-LVDS Receiver Types

The EIA/TIA-899 M-LVDS standard specifies two different

types of receiver input stages. A type 1 receiver has a con-

ventional threshold that is centered at the midpoint of the input

amplitude, VID/2. A type 2 receiver has a built in offset that is

100mV greater than VID/2. The type 2 receiver offset acts as

a failsafe circuit where open or short circuits at the input will

always result in the output stage being driven to a low logic

state.

20041940

FIGURE 1. M-LVDS Receiver Input Thresholds

www.national.com 2

DS91D180/DS91C180

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

Supply Voltage, VCC −0.3V to +4V

Control Input Voltages −0.3V to (VCC + 0.3V)

Driver Input Voltage −0.3V to (VCC + 0.3V)

Driver Output Voltages −1.8V to +4.1V

Receiver Input Voltages −1.8V to +4.1V

Receiver Output Voltage −0.3V to (VCC + 0.3V)

Maximum Package Power Dissipation at +25°C

SOIC Package 1.1 W

Derate SOIC Package 8.8 mW/°C above +25°C

Thermal Resistance (4-Layer, 2 oz. Cu, JEDEC)

θJA 113.7 °C/W

θJC 36.9 °C/W

Maximum Junction Temperature 150°C

Storage Temperature Range −65°C to +150°C

Lead Temperature

(Soldering, 4 seconds) 260°C

ESD Ratings:

(HBM 1.5kΩ, 100pF) ≥ 5 kV

(EIAJ 0Ω, 200pF) ≥ 250 V

(CDM 0Ω, 0pF) ≥ 1000 V

Recommended Operating

Conditions

Min Typ Max Units

Supply Voltage, VCC 3.0 3.3 3.6 V

Voltage at Any Bus Terminal −1.4 +3.8 V

(Separate or Common-Mode)

Differential Input Voltage VID 2.4 V

High Level Input Voltage VIH 2.0 VCC V

Low Level Input Voltage VIL 0 0.8 V

Operating Free Air

Temperature TA−40 +25 +85 °C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2, Note 3, Note 4, Note 8)

Symbol Parameter Conditions Min Typ Max Units

M-LVDS Driver

|VYZ| Differential output voltage magnitude RL = 50Ω, CL = 5pF 480 650 mV

ΔVYZ Change in differential output voltage magnitude

between logic states

Figure 2 and Figure 4 −50 0 +50 mV

VOS(SS) Steady-state common-mode output voltage RL = 50Ω, CL = 5pF 0.3 1.8 2.1 V

|ΔVOS(SS)|Change in steady-state common-mode output

voltage between logic states

Figure 2 and Figure 3 0 +50 mV

VOS(PP) Peak-to-peak common-mode output voltage (VOS(pp) @ 500KHz clock) 143 mV

VY(OC) Maximum steady-state open-circuit output voltage Figure 5 0 2.4 V

VZ(OC) Maximum steady-state open-circuit output voltage 0 2.4 V

VP(H) Voltage overshoot, low-to-high level output RL = 50Ω, CL = 5pF,

CD = 0.5pF

Figure 7 and Figure 8 (Note 9)

1.2VSS V

VP(L) Voltage overshoot, high-to-low level output −0.2VS

IIH High-level input current (LVTTL inputs) VIH = 2.0V -15 15 μA

IIL Low-level input current (LVTTL inputs) VIL = 0.8V -15 15 μA

VIKL Input Clamp Voltage (LVTTL inputs) IIN = -18 mA -1.5 V

IOS Differential short-circuit output current Figure 6 -43 43 mA

M-LVDS Receiver

VIT+ Positive-going differential input voltage threshold See Function Tables Type 1 20 50 mV

Type 2 94 150 mV

VIT− Negative-going differential input voltage threshold See Function Tables Type 1 −50 20 mV

Type 2 50 94 mV

VOH High-level output voltage IOH = −8mA 2.4 2.7 V

VOL Low-level output voltage IOL = 8mA 0.28 0.4 V

IOZ TRI-STATE output current VO = 0V or 3.6V −10 10 μA

IOSR Short circuit Rrceiver output current (LVTTL Output) VO = 0V -90 -48 mA

3 www.national.com

DS91D180/DS91C180

Symbol Parameter Conditions Min Typ Max Units

M-LVDS Bus (Input and Output) Pins

IA, IYReceiver input or driver high-impedance output

current

VA,Y = 3.8V, VB,Z = 1.2V,

DE = GND 32 µA

VA,Y = 0V or 2.4V, VB,Z = 1.2V, DE

= GND −20 +20 µA

VA,Y = −1.4V, VB,Z = 1.2V,

DE = GND −32 µA

IB, IZReceiver input or driver high-impedance output

current

VB,Z = 3.8V, VA,Y = 1.2V,

DE = GND 32 µA

VB,Z = 0V or 2.4V, VA,Y = 1.2V, DE

= GND −20 +20 µA

VB,Z = −1.4V, VA,Y = 1.2V,

DE = GND −32 µA

IAB, IYZ Receiver input or driver high-impedance output

differential current (IA − IB or IY − IZ)

VA,Y = VB,Z, −1.4V ≤ V ≤ 3.8V, DE

= GND −4 +4 µA

IA(OFF),

IY(OFF)

Receiver input or driver high-impedance output

power-off current

VA,Y = 3.8V, VB,Z = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

32 µA

VA,Y = 0V or 2.4V, VB,Z = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

−20 +20 µA

VA,Y = −1.4V, VB,Z = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

−32 µA

IB(OFF),

IZ(OFF)

Receiver input or driver high-impedance output

power-off current

VB,Z = 3.8V, VA,Y = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

32 µA

VB,Z = 0V or 2.4V, VA,Y = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

−20 +20 µA

VB,Z = −1.4V, VA,Y = 1.2V,

DE = 0V

0V ≤ VCC ≤ 1.5V

−32 µA

IAB(OFF),

IYZ(OFF)

Receiver input or driver high-impedance output

power-off differential current

(IA(OFF) − IB(OFF) or IY(OFF) − IZ(OFF))

VA,Y = VB,Z, −1.4V ≤ V ≤ 3.8V,

DE = 0V

0V ≤ VCC ≤ 1.5V

−4 +4 µA

CA, CBReceiver input capacitance VCC = OPEN 5.1 pF

CY, CZDriver output capacitance 8.5 pF

CAB Receiver input differential capacitance 2.5 pF

CYZ Driver output differential capacitance 5.5 pF

CA/B,

CY/Z

Receiver input or driver output capacitance balance

(CA/CB or CY/CZ)

1.0

SUPPLY CURRENT (VCC)

ICCD Driver Supply Current RL = 50Ω, DE = VCC, RE = VCC 17 29.5 mA

ICCZ TRI-STATE Supply Current DE = GND, RE = VCC 7 9.0 mA

ICCR Receiver Supply Current DE = GND, RE = GND 14 18.5 mA

ICCB Supply Current, Driver and Receiver Enabled DE = VCC, RE = GND 20 29.5 mA

www.national.com 4

DS91D180/DS91C180

Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 3, Note 8)

Symbol Parameter Conditions Min Typ Max Units

DRIVER AC SPECIFICATION

tPLH Differential Propagation Delay Low to High RL = 50Ω, CL = 5 pF, 1.0 3.4 5.5 ns

tPHL Differential Propagation Delay High to Low CD = 0.5 pF 1.0 3.1 5.5 ns

tSKD1 (tsk(p)) Pulse Skew |tPLHD − tPHLD| (Note 5, Note 9)Figure 7 and Figure 8 300 420 ps

tSKD3 Part-to-Part Skew (Note 6, Note 9) 1.9 ns

tTLH (tr) Rise Time (Note 9) 1.0 1.8 3.0 ns

tTHL (tf) Fall Time (Note 9) 1.0 1.8 3.0 ns

tPZH Enable Time (Z to Active High) RL = 50Ω, CL = 5 pF, 8 ns

tPZL Enable Time (Z to Active Low ) CD = 0.5 pF 8 ns

tPLZ Disable Time (Active Low to Z) Figure 9 and Figure 10 8 ns

tPHZ Disable Time (Active High to Z) 8 ns

tJIT Random Jitter, RJ (Note 9) 100MHz clock pattern (Note 7) 2.5 5.5 psrms

fMAX Maximum Data Rate 200 Mbps

RECEIVER AC SPECIFICATION

tPLH Propagation Delay Low to High CL = 15 pF 2.0 4.7 7.5 ns

tPHL Propagation Delay High to Low Figure 11 Figure 12and Figure 13 2.0 5.3 7.5 ns

tSKD1 (tsk(p)) Pulse Skew |tPLHD − tPHLD| (Note 5, Note 9) 0.6 1.9 ns

tSKD3 Part-to-Part Skew (Note 6, Note 9) 1.5 ns

tTLH (tr) Rise Time (Note 9) 0.5 1.2 3.0 ns

tTHL (tf) Fall Time (Note 9) 0.5 1.2 3.0 ns

tPZH Enable Time (Z to Active High) RL = 500Ω, CL = 15 pF 10 ns

tPZL Enable Time (Z to Active Low) Figure 14 and Figure 15 10 ns

tPLZ Disable Time (Active Low to Z) 10 ns

tPHZ Disable Time (Active High to Z) 10 ns

fMAX Maximum Data Rate 200 Mbps

Note 1: “Absolute Maximum Ratings” are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should

be operated at these limits. The tables of “Electrical Characteristics” provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise

specified.

Note 3: All typicals are given for VCC = 3.3V and TA = 25°C.

Note 4: The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this datasheet.

Note 5: tSKD1, |tPLHD − tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of

the same channel.

Note 6: tSKD3, Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification

applies to devices at the same VCC and within 5°C of each other within the operating temperature range.

Note 7: Stimulus and fixture jitter has been subtracted.

Note 8: CL includes fixture capacitance and CD includes probe capacitance.

Note 9: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

5 www.national.com

DS91D180/DS91C180

Test Circuits and Waveforms

20041914

FIGURE 2. Differential Driver Test Circuit

20041944

FIGURE 3. Differential Driver Waveforms

20041922

FIGURE 4. Differential Driver Full Load Test Circuit

www.national.com 6

DS91D180/DS91C180

20041912

FIGURE 5. Differential Driver DC Open Test Circuit

20041927

FIGURE 6. Differential Driver Short-Circuit Test Circuit

20041916

FIGURE 7. Driver Propagation Delay and Transition Time Test Circuit

7 www.national.com

DS91D180/DS91C180

20041918

FIGURE 8. Driver Propagation Delays and Transition Time Waveforms

20041919

FIGURE 9. Driver TRI-STATE Delay Test Circuit

20041921

FIGURE 10. Driver TRI-STATE Delay Waveforms

www.national.com 8

DS91D180/DS91C180

20041915

FIGURE 11. Receiver Propagation Delay and Transition Time Test Circuit

20041917

FIGURE 12. Type 1 Receiver Propagation Delay and Transition Time Waveforms

20041923

FIGURE 13. Type 2 Receiver Propagation Delay and Transition Time Waveforms

9 www.national.com

DS91D180/DS91C180

20041913

FIGURE 14. Receiver TRI-STATE Delay Test Circuit

20041920

FIGURE 15. Receiver TRI-STATE Delay Waveforms

www.national.com 10

DS91D180/DS91C180

Function Tables

DS91D180/DS91C180 Transmitting

Inputs Outputs

DE D Z Y

2.0V 2.0V L H

2.0V 0.8V H L

0.8V X Z Z

X — Don't care condition

Z — High impedance state

DS91D180 Receiving

Inputs Output

RE A − B R

0.8V ≥ +0.05V H

0.8V ≤ −0.05V L

0.8V 0V X

2.0V X Z

X — Don't care condition

Z — High impedance state

DS91C180 Receiving

Inputs Output

RE A − B R

0.8V ≥ +0.15V H

0.8V ≤ +0.05V L

0.8V 0V L

2.0V X Z

X — Don't care condition

Z — High impedance state

DS91D180 Receiver Input Threshold Test Voltages

Applied Voltages Resulting Differential Input

Voltage

Resulting Common-Mode

Input Voltage

Receiver

Output

VIA VIB VID VIC R

2.400V 0.000V 2.400V 1.200V H

0.000V 2.400V −2.400V 1.200V L

3.800V 3.750V 0.050V 3.775V H

3.750V 3.800V −0.050V 3.775V L

−1.400V −1.350V −0.050V −1.375V H

−1.350V −1.400V 0.050V −1.375V L

H — High Level

L — Low Level

Output state assumes that the receiver is enabled (RE = L)

DS91C180 Receiver Input Threshold Test Voltages

Applied Voltages Resulting Differential Input

Voltage

Resulting Common-Mode

Input Voltage

Receiver

Output

VIA VIB VID VIC R

2.400V 0.000V 2.400V 1.200V H

0.000V 2.400V −2.400V 1.200V L

3.800V 3.650V 0.150V 3.725V H

3.800V 3.750V 0.050V 3.775V L

−1.250V −1.400V 0.150V −1.325V H

−1.350V −1.400V 0.050V −1.375V L

H — High Level

L — Low Level

Output state assumes that the receiver is enabled (RE = L)

11 www.national.com

DS91D180/DS91C180

Pin Descriptions

Pin No. Name Description

1, 8 NC No connect.

2 R Receiver output pin

3 RE Receiver enable pin: When RE is high, the receiver is disabled. When

RE is low or open, the receiver is enabled.

4 DE Driver enable pin: When DE is low, the driver is disabled. When DE

is high, the driver is enabled.

5 D Driver input pin

6, 7 GND Ground pin

9 Y Non-inverting driver output pin

10 Z Inverting driver output pin

11 B Inverting receiver input pin

12 A Non-inverting receiver input pin

13, 14 VCC Power supply pin, +3.3V ± 0.3V

www.national.com 12

DS91D180/DS91C180

Physical Dimensions inches (millimeters) unless otherwise noted

Order Number DS91D180TMA, DS91C180TMA

See NS package Number M14A

13 www.national.com

DS91D180/DS91C180

Notes

DS91D180/DS91C180 100 MHz M-LVDS Line Driver/Receiver Pair

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products Design Support

Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench

Audio www.national.com/audio App Notes www.national.com/appnotes

Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns

Data Converters www.national.com/adc Samples www.national.com/samples

Interface www.national.com/interface Eval Boards www.national.com/evalboards

LVDS www.national.com/lvds Packaging www.national.com/packaging

Power Management www.national.com/power Green Compliance www.national.com/quality/green

Switching Regulators www.national.com/switchers Distributors www.national.com/contacts

LDOs www.national.com/ldo Quality and Reliability www.national.com/quality

LED Lighting www.national.com/led Feedback/Support www.national.com/feedback

Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy

PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions

Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero

Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic

Wireless (PLL/VCO) www.national.com/wireless PowerWise® Design

University

www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION

(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY

OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO

SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,

IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT

NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL

PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR

APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND

APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE

NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO

LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE

AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR

PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY

RIGHT.

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR

SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL

COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and

whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected

to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform

can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other

brand or product names may be trademarks or registered trademarks of their respective holders.

For the most current product information visit us at www.national.com

National Semiconductor

Americas Technical

Support Center

Email: support@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe

Technical Support Center

Email: europe.support@nsc.com

National Semiconductor Asia

Pacific Technical Support Center

Email: ap.support@nsc.com

National Semiconductor Japan

Technical Support Center

Email: jpn.feedback@nsc.com