19-2108; Rev 1; 8/03 KIT ATION EVALU E L B AVAILA W-CDMA Upconverter and PA Driver with Power Control Features +6dBm Output Power with -46dBc ACPR The MAX2383 is designed to support the IMT-2000 frequency band. It includes a differential IF input port, an LO input port, and PA driver input/output ports. The upconverter mixer incorporates an AGC with over 30dB of gain control. The IC provides automatic throttle-back of PA driver and mixer current as output power is reduced. The main signal path and the LO buffer can be shutdown independently. The on-chip LO buffer can be kept ON while the main transmitter path is being turned on and off to minimize VCO pulling during TX gated-transmission. 12mA Quiescent Supply Current The MAX2383 is specified for +2.7V to +3.0V single supply and is housed in an ultra-miniature 3 x 4 UCSPTM package for optimum cost- and space-reduction and for best RF performance. The IC is targeted for the 2270MHz to 2580MHz LO frequency range. It is fabricated using an advanced high-frequency bipolar process. The mixer and PA driver linearity have been optimized to provide excellent RF performance in the 1920MHz to 1980MHz band, while drawing minimal current. The mixer's performance is optimized for a -10dBm 3dB LO drive at the LO buffer input port. The LO port can be configured to be driven either singleended or differentially. The MAX2383 achieves excellent noise and image suppression without the use of an interstage TX SAW bandpass filter, thereby saving valuable board space, cost, and supply current. For LNA and downconverter mixer companion ICs, see the MAX2387/MAX2388/MAX2389 data sheet. Applications Ultra-Miniature UCSP Package Upconverter Gain-Control Range: 35dB Automatic Dynamic Current Control On-Chip LO Buffer with Disable Low Out-of-Band Noise Power in RX Band: -144dBm/Hz at +6dBm POUT No Interstage TX SAW Bandpass Filter Required Ordering Information PART MAX2383EBC-T TEMP RANGE PIN-PACKAGE -40C to +85C 3 x 4 UCSP ACTUAL SIZE UCSP 2mm 1.5mm Block Diagram TOP VIEW LO+ / LO_EN A1 Japanese 3G Cellular Phones (ARIB) VCC A2 DROUT A3 GND A4 PA DRVR MAX2383 European 3G Cellular Phones (UMTS) Chinese 3G Cellular Phones (TD-SCDMA) LO-/ SHDN GC B3 B1 B4 DRIN PCS Phones Pin Configuration appears at end of data sheet. Typical Operating Circuit appears at end of data sheet. C1 C2 C3 C4 IFIN- IFIN+ RFOUT GND UCSP is a trademark of Maxim Integrated Products, Inc. ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com. 1 MAX2383 General Description The MAX2383 upconverter and PA driver IC is designed for emerging ARIB (Japan) and ETSI-UMTS (Europe) W-CDMA applications. The IC includes an upconversion mixer with variable gain control, an LO buffer, and a variable-gain PA driver for output power control. MAX2383 W-CDMA Upconverter and PA Driver with Power Control ABSOLUTE MAXIMUM RATINGS VCC, RFOUT to GND ..............................................-0.3V to +6.0V AC Signals ................................................................+1.0V Peak SHDN, LO_EN, VGC to GND ......................-0.3V to (VCC + 0.3V) Digital Input Current ....................................................... 10mA Continuous Power Dissipation (TA = +70C) 12-Pin UCSP (derate 80mW/C above +70C) ........ 628mW Operating Temperature Range ..........................-40C to +85C Junction Temperature .....................................................+150C Storage Temperature Range ............................-65C to +160C Lead Temperature (Bump Reflow) ..................................+235C Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. CAUTION! ESD SENSITIVE DEVICE DC ELECTRICAL CHARACTERISTICS (VCC = +2.7V to +3.0V, SHDN = +1.5V, TA = -40C to +85C. Typical values are at VCC = +2.85V, TA = +25C, unless otherwise noted.) PARAMETER Supply Voltage Operating Supply Current SYMBOL CONDITIONS VCC ICC MIN TYP MAX UNITS 2.7 V 2.85 3.0 PDROUT = +6dBm, VGC = 2.0V 34 44 PIF -35dBm, VGC = 1.4V 12 20 0.5 10 A 6 8 mA V mA Shutdown Supply Current ICC SHDN = 0.5V, LO_EN = 0.5V, VGC = 0.5V LO Buffer Current ICC SHDN = 0.5V, LO_EN = 1.5V, VGC = 2V Digital Input Logic High VIH 1.5 VCC Digital Input Logic Low VIL 0 0.5 V Input Logic High Current IIH 1 A Input Logic Low Current IIL -1 Recommended Gain-Control Voltage VGC 0.5 2.0 V Gain-Control Input Bias Current IGC -5 5 A 0.5V VGC 2.0V A AC ELECTRICAL CHARACTERISTICS (MAX2383 EV Kit; VCC = +2.7V to +3.0V; SHDN = LO_EN = +1.5V; IF source impedance = 400 (differential), IF input level = -16dBm (differential); LO input level = -10dBm, differential LO drive from 150 source impedance; mixer upconverter and PA driver are cascaded directly through an interstage matching network; DROUT drives a 50 load impedance; VGC = 2.0V; fIF = 380MHz, fRF = 1920MHz to 1980MHz, fLO = 2300MHz to 2360MHz; TA = -40C to +85C. Typical values are at VCC = +2.85V, TA = +25C, unless otherwise noted.) (Note 1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 1980 MHz CASCADED PERFORMANCE (measured from IF input to DROUT (PA driver output)) IF Frequency fIF (Note 2) RF Frequency Range fRF (Note 2) LO Frequency Range fLO High-side LO case (Note 2) Output Power (meets ACPR specifications) Power Gain 2 PDROUT VGC = 2.0V GP VGC = 2.0V 200-600 1920 2270-2580 3 limit 4.4 +6 6 limit 3.8 +6 17 19.5 _______________________________________________________________________________________ MHz MHz dBm dB W-CDMA Upconverter and PA Driver with Power Control (MAX2383 EV Kit; VCC = +2.7V to +3.0V; SHDN = LO_EN = +1.5V; IF source impedance = 400 (differential), IF input level = -16dBm (differential); LO input level = -10dBm, differential LO drive from 150 source impedance; mixer upconverter and PA driver are cascaded directly through an interstage matching network; DROUT drives a 50 load impedance; VGC = 2.0V; fIF = 380MHz, fRF = 1920MHz to 1980MHz, fLO = 2300MHz to 2360MHz; TA = -40C to +85C. Typical values are at VCC = +2.85V, TA = +25C, unless otherwise noted.) (Note 1) PARAMETER SYMBOL CONDITIONS VGC = 0.5V to 2.0V, PIF -35dBm Gain-Control Range MIN TYP 25 35 MAX UNITS dB Adjacent Channel Power Ratio ACPR1 VGC = 2.0V (5MHz offset / 3.84MHz BW) -46 dBc Alternate Channel Power Ratio ACPR2 VGC = 2.0V (10MHz offset / 3.84MHz BW) -56 dBc Out-of-Band Noise Power in RX Band VGC = 2.0V, PDROUT = +6dBm (TX: 1980MHz; RX: 2110MHz) -144 -140 dBm/ Hz TX In-Band Noise Power VGC = 2.0V, PDROUT = +6dBm -139 -135 dBm/ Hz TX In-Band Noise Power VGC = 0.5V, PDROUT = -35dBm -147 Recommended LO Input Level PLO Differential -13 dBm/ Hz -10 -7 dBm Note 1: Minimum and maximum values are guaranteed by design and characterization over temperature and supply voltages. Note 2: Operation outside this frequency range is possible, but has not been verified. Typical Operating Characteristics (MAX2383 EV Kit; VCC = +2.85V; SHDN = LO_EN = VCC, VGC = 2.0V; IF source impedance = 400 (differential), IF input level = -16dBm (differential); LO input level = -10dBm, differential LO drive from 150 source impedance; mixer upconverter and PA driver are cascaded through an interstage matching network; DROUT drives a 50 load impedance; fIF = 380MHz, fRF = 1950 MHz, fLO = 2330MHz; TA = +25C.) TA = -40C 28 25 22 19 16 35 30 SHDN = HIGH, LO_EN = HIGH 25 20 15 10 13 5 10 0 0 0.5 1.0 1.5 VGC (V) 2.0 2.5 SHDN = LOW, LO_EN = HIGH 25 TA = +25C 20 CONVERSION POWER GAIN (dB) 31 40 MAX2383 toc02 TA = +85C TA = +25C TOTAL SUPPLY CURRENT (mA) TOTAL SUPPLY CURRENT (mA) MAX2383 toc01 37 34 CONVERSION POWER GAIN vs. GAIN-CONTROL VOLTAGE TOTAL SUPPLY CURRENT vs. TEMPERATURE TA = -40C 15 MAX2383 toc03 TOTAL SUPPLY CURRENT vs. GAIN-CONTROL VOLTAGE 10 5 0 TA = +85C -5 -10 -15 -20 -25 -40 -15 10 35 TEMPERATURE (C) 60 85 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 VGC (V) _______________________________________________________________________________________ 3 MAX2383 AC ELECTRICAL CHARACTERISTICS (continued) Typical Operating Characteristics (continued) (MAX2383 EV Kit; VCC = +2.85V; SHDN = LO_EN = VCC, VGC = 2.0V; IF source impedance = 400 (differential), IF input level = -16dBm (differential); LO input level = -10dBm, differential LO drive from 150 source impedance; mixer upconverter and PA driver are cascaded through an interstage matching network; DROUT drives a 50 load impedance; fIF = 380MHz, fRF = 1950 MHz, fLO = 2330MHz; TA = +25C.) CONVERSION POWER GAIN vs. LO INPUT LEVEL 19.5 19.0 18.5 1940 1950 1960 1970 5.0 18.5 4.5 -13 -12 -11 -10 -9 -8 4.0 -7 -40 10 35 60 ACPR1 AND ACPR2 vs. PDROUT RX BAND NOISE POWER vs. TEMPERATURE INBAND NOISE POWER vs. GAIN-CONTROL VOLTAGE -146 -147 -148 -138 -149 -150 -1 1 3 5 7 9 -15 LO LEAKAGE vs. GAIN-CONTROL VOLTAGE 10 35 60 85 -35 PLO = -7dBm PLO = -10dBm -45 MAX2383 toc11 -22 IMAGE SUPPRESSION (dBc) -30 -24 -26 -28 -30 -32 -50 -36 1.5 VGC (V) TX : 1980MHz, NOISE MEASURED AT 1960MHz 0 0.5 1.0 VGC (V) 2.0 1.5 2.0 OUTPUT RETURN LOSS vs. RF FREQUENCY -8 -10 VGC = 2V VGC = 1.4V -12 -14 -16 VGC = 1.7V -18 -34 1.0 -146 IMAGE SUPPRESSION vs. RF FREQUENCY -20 MAX2383 toc10 -25 -144 TEMPERATURE (C) PDROUT (dBm) -20 -142 -150 -40 11 OUTPUT RETURN LOSS (dB) -3 -140 -148 -70 -75 MAX2383 toc09 -136 85 MAX2383 toc12 ACPR2 AT VGC = 2V TX: 1980MHz, NOISE MEASURED AT 2110MHz PDROUT = +6dBm NOISE POWER (dBm/Hz) ACPR2 AT VGC = 1.7V -60 -145 NOISE POWER (dBm/Hz) ACPR1 AT VGC = 1.5V -55 -144 MAX2383 toc07 -50 -65 4 -15 TEMPERATURE (C) -45 0.5 ACPR = -49dBc PLOIN (dBm) ACPR1 AT VGC = 2V -40 5.5 19.0 1980 ACPR1 AT VGC = 1.7V -5 6.0 RF FREQUENCY (MHz) -35 ACPR AND ACPR2 (dBc) 19.5 18.0 1930 -30 -40 20.0 ACPR = -46dBc 6.5 MAX2383 toc08 18.0 1920 20.5 PDROUT (dBm) 20.0 7.0 MAX2383 toc05 20.5 PDROUT vs. TEMPERATURE 21.0 CONVERSION POWER GAIN (dB) MAX2383 toc04 CONVERSION POWER GAIN (dB) 21.0 MAX2383 toc06 CONVERSION POWER GAIN vs. RF FREQUENCY LO LEAKAGE (dBm) MAX2383 W-CDMA Upconverter and PA Driver with Power Control 1920 1930 1940 1950 1960 RF FREQUENCY (MHz) 1970 1980 -20 1920 1930 1940 1950 1960 RF FREQUENCY (MHz) _______________________________________________________________________________________ 1970 1980 W-CDMA Upconverter and PA Driver with Power Control PIN NAME A1+ LO_EN /LO+ A2 VCC A3 DROUT A4 GND B1 SHDN/ LO- FUNCTION LO Buffer Enable Pin. When LOW, the LO buffer shuts off. Also noninverting input for LO port. It can be ACcoupled to GND, when the LO is driven single-ended. Power-Supply Pin. Bypass with a 330pF capacitor to GND as close to the pin as possible. PA Driver Output Pin. Externally matched to 50. Ground Reference for RF Shutdown Pin. When LOW, the entire part shuts off, except for LO buffer. Also inverting input for LO port. It can be AC-coupled to GND, when the LO is driven single-ended. B3 GC B4 DRIN Power Control Input Pin (0.5V to 2.0V for control voltage) PA Driver Input Pin (interstage node). Can be externally matched to 50. C1 IFIN- Inverting IF Input (400 differential nominal impedance between IFIN+ and IFIN-) C2 IFIN+ Noninverting IF Input (400 differential nominal impedance between IFIN+ and IFIN-) C3 RFOUT C4 GND Upconverter Output Port (interstage node). Can be externally matched to 50. Ground Reference for RF Detailed Description Variable-Gain Mixer The MAX2383 contains a double-balanced Gilbert cell mixer merged with a gain-control circuit, followed by a mixer buffer. The mixer is driven differentially at its IF ports. The LO input for the mixer is conditioned through a low-noise, inductively loaded buffer. The mixer differential output is driven through an on-chip balun into a single-ended common emitter amplifier, which drives the output pin (RFOUT). The mixer buffer is a singleended in/out common emitter stage with inductive degeneration and an external inductive load. Additionally, these circuits are biased from "VCS" generators, designed to produce a low-noise constant degeneration voltage at the user's current source. These bias circuits also provide the control required to selectively power-down the circuit and also provide for gain control and current throttle-back. PA Driver The PA buffer is a single-ended in/out common emitter stage with inductive degeneration and an external inductive load. Applications Information LO Buffer Inputs The external LO is interfaced either differentially or single-ended to the differential LO buffer. Those two pins also function as the control inputs for the device. Hence, they are DC-coupled to the chip-control circuitry, and AC-coupled to the LO port. SHDN and LO_EN turn off the whole IC when both pins are pulled LOW. LO_EN helps reduce VCO pulling in gated-transmission mode by providing means to keep the LO buffer on while the upconverter and driver turn on and off. To avoid loading of the LO buffer, connect a 10k isolation resistor between the LO_EN/LO+ pin and the LO_EN logic input, and a 10k isolation resistor between the SHDN/LO- pin and the SHDN logic input. Differential IF Inputs The MAX2383 has a differential IF input port for interfacing to differential IF filters. The IF pins should be ACcoupled to the IF ports. The typical IF frequency is 380MHz, but the device can operate from 200MHz to 600MHz. The differential impedance between the two IF inputs is approximately 400 in parallel with 1.0pF. Interstage Matching The mixer buffer drives the following PA driver through an interstage matching network connected between the mixer's RFOUT pin and the PA driver's input pin (DRIN). This off-chip matching network, which consists of two series inductors and a parallel capacitor, is designed to achieve better than 25dBc image suppression with no current consumption penalty. The quality factor of this off-chip resonant circuit determines the image suppression level and usable bandwidth from the point of view of passband gain flatness. PA Driver Output The PA driver output, DROUT, is an open-collector output that requires an external inductor to VCC for proper biasing. The output matching components are chosen _______________________________________________________________________________________ 5 MAX2383 Pin Description MAX2383 W-CDMA Upconverter and PA Driver with Power Control Pin Configuration for optimum linearity and return loss. It is important to tune the interstage matching network components along with the driver output matching components, to achieve the desired cascaded ACPR performance from the whole device. TOP VIEW Layout Issues A LO+ / LO_EN VCC B LO- / SHDN MAX2383 C IFIN- 1 For best performance, pay attention to power-supply issues as well as to the layout of the signal lines. The EV kit can be used as a layout example. Ground connections followed by supply bypass are the most important. DROUT GND GC DRIN IFIN+ RFOUT GND 2 3 4 Power-Supply and SHDN Bypassing Bypass VCC with a 330pF capacitor to GND as close as possible to the V CC pin. Use separate vias to the ground plane for each of the bypass capacitors and minimize trace length to reduce inductance. Use three separate vias to the ground plane for each ground pin. Power-Supply Layout To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration with a large decoupling capacitor at a central V CC node. The V CC traces branch out from this central node, each going to a separate VCC node in the PC board. At the end of each trace is a bypass capacitor that has low ESR at the RF frequency of operation. This arrangement provides local decoupling at each VCC pin. At high frequencies, any signal leaking out of one supply pin sees a relatively high impedance (formed by the VCC trace inductance) to the central VCC node, and an even higher impedance to any other supply pin, as well as a low impedance to ground through the bypass capacitor. Impedance-Matching Network Layout The DROUT and interstage matching networks are very sensitive to layout-related parasitic. To minimize parasitic inductance, keep all traces short and place components as close as possible to the chip. To minimize parasitic capacitance, minimize the area of the plane. UCSP Reliability The chip-scale package (UCSP) represents a unique package that greatly reduces board space compared to other packages. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP. This form factor may not perform equally to a packaged product through traditional mechanical reliability tests. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process. Mechanical stress performance is a greater consideration for a UCSP. UCSP solder joint contact integrity must be considered since the package is attached through direct solder contact to the user's PC board. Testing done to characterize the UCSP reliability performance shows that it is capable of performing reliably through environmental stresses. Results of environmental stress tests and additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website, www.maxim-ic.com. Chip Information TRANSISTOR COUNT: 998 6 _______________________________________________________________________________________ W-CDMA Upconverter and PA Driver with Power Control POUT VCC LO_EN LO+ / LO_EN A1 VCO VCC A2 DROUT A3 PA DRVR MAX2383 LOSHDN B1 GND A4 GC B3 B4 DRIN SHDN C1 IFIN- IF SAW FILTER C2 IFIN+ C3 RFOUT C4 GND VCC CASCADED; NO INTERSTAGE FILTER REQUIRED _______________________________________________________________________________________ 7 MAX2383 Typical Operating Circuit Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.) 12L UCSP 4x3, B12-5 .EPS MAX2383 W-CDMA Upconverter and PA Driver with Power Control Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 8 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2003 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.