12-BIT, 3 MSPS,
A TO D CONVERTER
AD1672
ASD0010965 Rev. I
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of
patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Te
chnology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703 © 2013 Analog Devices, Inc. All rights reserved.
1.0 SCOPE
This specification documents the detail requirements for space qualified product manufactured on Analog
Devices, Inc.’s QML certified line per MIL-PRF-38535 Level V except as modified herein. The manufacturing
flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a
part of this specification. This brochure may be found at: http://www.analog.com/aerospace. This data sheet
specifically details the space grade version of this product. A more detailed operational description and a
complete data sheet for commercial product grades can be found at www.analog.com/AD1672.
2.0 Part Number. The complete part number(s) of this specification follow:
Part Number Description
AD1672-703F 12-Bit , 3 MSPS, A to D Converter
AD1672-713D 12-Bit , 3 MSPS, A to D Converter with radiation test
2.1 Case Outline.
Letter Descripti ve desi gnat or Case Outline (Lead Finish per MIL-PRF-38535)
D GDIP2-T28 28-Lead Sidebrazed DIP package
F CDFP3-F28 28-Lead bottom-brazed flatpack
AD1672
ASD0010965 Rev. I | Page 2 of 6
PIN DESCRIPTION
Symbol
Pin
Name and Function
DRCOM
Digital Output Drive Ground
BIT 12
Data Bit (LSB).
Bit 2-11
Data Bits
BIT 1
Data Bit (MSB).
DRVDD
+5V Digital Output Drive Supply
OTR 15 DO Out of Range is Active High on the
leading edge of Code 0 or the
trailing edge of Code 4096. See
Output Data Format Table V.
CLOCK
Sample Clock
VDD
+5V Digital Supply
DCOM
Digital Ground
REFCOM
Analog Ground
REFOUT 20 AO 2.5V Reference Output (Decouple
with 1µF ceramic capacitor to
REFCOM).
AIN1
Analog Input
AIN2
Analog Input
REFIN
Reference Input
NCOMP2 25 AO Noise Compensation (Decouple
with 1µF ceramic capacitor to
ACOM).
NCOMP1 26 AO Noise Compensation (Decouple
with 1µF ceramic capacitor to
ACOM).
ACOM 27 P Analog Ground
V
CC
+5V Analog Supply
TYPE: AI = Analog Input; DI = Digital Inp ut ; P = Power
AO = Analog Outp ut ; DO = Digit al Output
Figure 1 - Terminal connections.
AD1672
ASD0010965 Rev. I | Page 3 of 6
3.0 Absolute Maximum Ratings. (TA = 25°C, unless otherwise noted)
VCC with respect to ACOM ................................................................................ -0.5 to +6.5V
VDD with respect to DCOM ................................................................................ -0.5 to +6.5V
DRVDD with respect to DRCOM ........................................................................ -0.5 to +6.5V
ACOM with respect to DCOM, DRCOM ........................................................... -0.5 to +0.5V
Clock with respect to DCOM .................................................................... -0.5 to VDD + 0.5 V
Digital Outputs with respect to DCOM ............................................... -0.5V to DRVDD + 0.5V
AIN with respect to ACOM ............................................................................. -6.5V to +6.5V
REFIN with respect to ACOM ................................................................. -0.5V to VCC + 0.5V
Junction Temperature (TJ) ....................................................................................... +150°C
Operating Temperature Range .................................................................. -55°C to + 125°C
Storage Temperature ................................................................................. -65°C to +150°C
Lead Temperature (10 sec) ..................................................................................... +300°C
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to
absolute maximum ratings for exten ded perio ds may effect device reliability.
3.1 Thermal Characteristics:
Thermal Resistance, Sidebrazed (D) Package
Junction-to-Case (ΘJC) = 28°C/W Max
Junction-to-Ambient (ΘJA) = 70°C/W Max
Thermal Resistance, Bottom brazed (F) Package
Junction-to-Case (ΘJC) = 22°C/W Max
Junction-to-Ambient (ΘJA) = 60°C/W Max
4.0 Electrical Table:
Table I
Parameter
(see notes at end of table)
Symbol
Conditions 1/
Unless Otherwise Specified
Sub
Group
Limit
Min
Limit
Max
Units
Resolution
No Missing Codes
1,2,3
12
Bits
Supply Current
IVCC
1,2,3
65
mA
IVDD
2
I
DRVDD
2
Power Dissipation PD 1,2,3 363 mW
Power supply rejection 3/
PSR
VCC = 5.0V ± 0.25V
1,2,3
-0.3
0.3
%FSR
V
DD
= 5.0V ± 0.25V
-0.3
0.3
V
DRDD
= 3.0V ± 5.25V
-0.1
0.1
ACCURACY
1,2,3
Integral Nonlinearity
INL
-2.5
2.5
LSB
Differential Nonlinearity DNL
-1 1.5 LSB
Offset Zero
VOSE
-0.75 0.75 %FSR
Zero Error 5/
-0.75
0.75
%FSR
Gain Error 2/
-1.5
1.5
%FSR
Internal Voltage Reference
V
O
IOUT = 0.5 mA 4/ 1,2,3 2.475 2.525 V
AD1672
ASD0010965 Rev. I | Page 4 of 6
4.0 Electrical Table: (Con t’d)
NOTES:
1/ VCC = VDD = VDRVDD = +5.0V.
2/ Inc ludes inter nal refere nce error.
3/ Change in full scale as a function of the dc supply vol tage .
4/ Current available for external loads. External load should not change during conversion.
5/ Bipolar Mode
Parameter
See notes at end of table
Symbol
Conditions 1/
Unless Otherwise Specified
Sub
Group
Limit
Min.
Limit
Max
Units
Analog Input
2.5V Range Unipolar
1,2,3
0
2.5
V
5.0V Range Unipolar
0
5
5.0V Bipolar
-2.5
2.5
Input Resistance
2.5V Input Range
5.0V Input Range
1,2,3
1.5
3
2.5
5
K
Output Voltage, High
V
OH
I
OH
=
0.5 mA
1,2,3
2.4
V
Output Voltage, Low
V
OL
I
OL
= 1.6 mA
1,2,3
0.4
V
Logic Inputs
Logic “0” Input Current
Logic “1” Input Current
IIH
I
IL
VIH=VDD
V
IL
=0V
1,2,3
-10
10
uA
AC Parameters:
Parameter
See notes at end of table
Symbol
Conditions 1/
Unless Otherwise Specified
Sub
Group
Limit
Min.
Limit
Max
Units
Signal to Noise Distortion
(S/(N+D))
finput=500KHz
9
10,11
63
62
dB
Signal to Noise Ratio
SNR
f
input
=500KHz
9
10,11
66
62
dB
Total Harmonic Distortion
THD
f
input
=500KHz
9,10,11
-64
dB
Spurious Free Dynamic Range
SFDR
f
input
=500KHz
9,10,11
-65
dB
AD1672
ASD0010965 Rev. I | Page 5 of 6
4.1 Electrical Test Requirements:
Table II Notes
1/ PDA applies to Subgroup 1 only. No other subgroups are included in PDA.
2/ See table III for delta parameters .
4.2 Table III. Life Test/Burn-In test delta limits.
5.0 Life Test/Burn-In Circuit:
5.1 HTRB is not applicable for this drawing.
5.2 Burn-in is per MIL-STD-883 Method 1015 test condition D.
5.3 Steady state life test is per MIL-STD-883 Method 1005 .
Table II
Test Requirements Subgroups (in accordance with
MIL-PRF-38535, Table III)
Interim Electrical Parameters 1
Final Electrical Parameters 1, 2, 3, 9, 10, 11 1/ 2/
Group A Test Requirements 1, 2, 3, 9, 10, 11
Group C end-point electrical parameters 1 2/
Group D end-point electrical parameters 1
Group E end-point electrical parameters 1
Table III
TEST
TITLE ENDPOINT LIMIT DELTA LIMIT UNITS
ICC
VOH
VOL
65
2.4
0.4
±10%
±0.24
±0.1
mA
V
V
AD1672
ASD0010965 Rev. I | Page 6 of 6
Rev Description of Change Date
A Initiate 4/20/2000
B
Add Flatpack, Add radiation part number, Add timing information on page 3.
3/22/2001
C Update web address. 2/7/2002
D Change subgroups 4, 5, 6 to 9, 10, 11. Update web address 1/9/2003
E Delete Burn-In circuit. 8/5/2003
F
Update header/footer and add to 1.0 Scope description
2/19/2008
G
Add Operating Temperature Range to Section 3.0 &
Remove (See Figure 2) in Sections 5.2 and 5.3
4/4/2008
H
Remove obsolete part numbers and update ASD to ADI Standard
11/30/2011
I
Corrected typo in section 4.0 Electrical Table.
11/08/2013
© 2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective companies.
Printed in the U.S.A. 11/13