1www.pericom.com PI6C490086 RevB 2/16/2012
PI6C490086
Features
ÎSupport XTAL or Clock input at 25MHz
Îree buered outputs support VDD operation
ÎOne 8.192 MHz output
ÎVery low phase jitter(RMS), 25MHz : < 2ps
ÎVery low additive jitter: <500fs (typ)
Î3.3V supply voltage for Core
Î1.8V ~ 3.3V supply voltage for two outputs
ÎPackaging: 16-pin TSSOP
ÎCommercial & Industrial Temperature support
Applications
ÎNetworking Systems
ÎFemtocell BTS
ÎPeripheral
Block Diagram Pin Conguration (16-Pin TSSOP)
Description
e PI6C490086 is a low jitter clock generator supporting
either XTAL or reference input. Two of its buered outputs can
support wide operating voltage from 1.8V to 3.3V. It is a cost ef-
fective way to generate multiple outputs for all kinds of applica-
tions that need 25MHz with dierent power supplies and a 8.192
MHz clock signal.
PLL Clock Multiplier
X2
GND
VDD
CLK1
CLK2
VDDO
CLK3
GND
X1/ICLKIN
VDD
GND
VDD
VDDO8
GND
OE#
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
16-pin (173 mil) TSSOP
CLK8
X1/CLKIN
PLL
Crystal
Oscillator
OE#
CLK1
V
V
CLK3
CLK8
CLK2
GND
X2
DDO8
DD VDDO
12-0165
2www.pericom.com PI6C490086 RevB 2/16/2012
PI6C490086
PLL Clock Multiplier
Function Table
Pin number Pin Name Type Description
1 X1/CLKIN Input Crystal connection or clock input
2, 4, 14 VDD Power 3.3V Core and CLK1 supply voltage
5VDDO8 Power Supply voltage for CLK8
6 CLK8 Output 8.192 MHz output
7, 9, 15 GND Power Connect to Ground
8 OE# Input Global output enable when low. Internal pull-down
resistor.
10 CLK3 Output Clock Output 3
11 VDDO Power Supply voltage from 1.8V to 3.3V for CLK2 and CLK3
12 CLK2 Output Clock Output 2
13 CLK1 Output Clock Output 1
16 X2 Output Crystal connection
OE# CLK1/CLK2/CLK3/CLK8
0 Enabled
1 Hi-Z, weak pull down
12-0165
3www.pericom.com PI6C490086 RevB 2/16/2012
PI6C490086
PLL Clock Multiplier
Power Requirements(Over operating free-air temperature range)
Storage Temperature .......................................................... –65°C to +150°C
Supply Voltage to Ground Potential, VDD ........................–0.5V to +4.6V
Note: Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device. is is a
stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational
sections of this specication is not implied. Exposure to absolute
maximum rating conditions for extended periods may aect
reliability.
Maximum Ratings
(Above which useful life may be impaired. For user guidelines, not tested.)
Symbol Parameter Min. Typ. Max. Units
VDD Power Supply Voltage 3.135 3.3 3.465 V
VDDO, VDDO8 Power Supply Voltage for outputs 1.71 3.465 V
IDD Power supply current, no load 20 mA
TAAmbient Operating Temperature 0 +70 °C
-40 +85
tUP Power Supply Ramp Time 4 ms
Symbol Parameter Condition Min. Typ. Max. Units
VIH Input High Voltage CLKIN, OE# VDD/2+1 V
VIL Input Low Voltage CLKIN, OE# VDD/2-1 V
VOH Output High Voltage IOH = -4mA
and -8mA
8MHz out-
put VDDo8 – 0.4 V
25MHz
output VDDo – 0.4 V
VOL Output Low Voltage IOL = 4mA and 8mA 0.4 V
ZONominal Output Impedance 20 W
RPD Internal Pull-down Resistor OE# 200 kW
CLKIN 230
CIN Input Capacitance Inputs 4 pF
DC Electrical Characteristics
12-0165
4www.pericom.com PI6C490086 RevB 2/16/2012
PI6C490086
PLL Clock Multiplier
AC Electrical Characteristics (Note 4)
Symbol Parameter Conditions Min. Typ. Max. Units
FIN Input Frequency Fundamental Crystal 25 MHz
Input Clock 25
tROutput Rise Time 20% to 80% 25MHz, Note 1 1
ns
tFOutput Fall Time 80% to 20% 25MHz, Note 1 1
tROutput Rise Time 20% to 80% 8.192MHz, Note 1 2
tFOutput Fall Time 80% to 20% 8.192MHz, Note 1 2
tDC Duty Cycle Note 2 50 53 %
Ferror Output Frequency Synthesis Error 0 ppm
Jphase Clock Phase Jitter (RMS) 25MHz only, Note 2 0.5 1.5 ps
Jadd Additive Jitter 25MHz, Note 3 500 fs
Jadd Absolute Period Jitter (pk-pk) 8.192MHz +/-100 ps
1. Note 1: Measured with 7 pF lump load.
2. Note 2: 12 kHz to 20 MHz oset frequency using a crystal input.
3. Note 3: CLKIN input with X2 oating.
4. Note 4: Do not drive this device without a crystal or valid clock input
VDD
CLOAD
VDD
GND GND
CLK out
OUTPUTS
0.1µF
0.1µF
CMOS Test Conguration
Crystal Oscillator Circuit
C1
20pF
Crystal�(CL�=�16pF)
C2
20pF
X1
X2
12-0165
5www.pericom.com PI6C490086 RevB 2/16/2012
PI6C490086
PLL Clock Multiplier
1
DESCRIPTION: 16-Pin, 173-Mil Wide, TSSOP
PACKAGE CODE: L
DOCUMENT CONTROL NO.
PD - 1310
REVISION: E
DATE: 03/09/05
Note:
1. Package Outline Exclusive of Mold Flash and Metal Burr
2. Controlling dimentions in millimeters
3. Ref: JEDEC MO-153F/AB
Pericom Semiconductor Corporation
3545 N. 1st Street, San Jose, CA 95134
1-800-435-2335 • www.pericom.com
.193
.201
.047
max.
.002
.006
SEATING
PLANE
.0256
BSC
.018
.030
.004
.008
.252
BSC
1
16
.169
.177
0.05
0.15
6.4
0.45
0.75
0.09
0.20
4.3
4.5
1.20
4.9
5.1
0.65 0.19
0.30
.007
.012
Pericom Semiconductor Corporation • 1-800-435-2336
Packaging Mechanical: 16-Pin TSSOP (L)
Ordering Information
Ordering Code Package Code Package Type Operating Temperature
PI6C490086LE L Pb-free & Green, 16-pin TSSOP Commercial
PI6C490086LIE L Pb-free & Green, 16-pin TSSOP Industrial
Notes:
• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
• E = Pb-free and Green
• X sufx = Tape/Reel
12-0165