The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
© 1996
MOS INTEGRATED CIRCUIT
µ
µµ
µ
PD434016A
4M-BIT CMOS FAST SRAM
256K-WORD BY 16-BIT
DATA SHEET
The mar k •
••
• shows major revised points.
Document No. M12228EJ6V0DS00 (6th edition)
Date Published May 2000 NS CP(K)
Printed in Japan
Description
The
µ
PD434016A is a high speed, low power, 4,194,304 bits (262,144 words by 16 bits) CMOS static RAM.
Operating supply voltage is 5.0 V ± 0.5 V.
The
µ
PD434016A is packaged in 44-pin plastic SOJ and 44-pin plastic TSOP (II).
Features
• 262,144 words by 16 bits organization
• Fast access time : 12, 15, 17, 20 ns (MAX.)
• Byte data control : /LB (I/O1 - I/O8), /UB (I/O9 - I/O16)
• Output Enable input for easy application
• Single +5.0 V power supply
Ordering Information
Part number Pack age Acc ess t i me Supply current m A (MA X.)
ns (MAX.) At operati ng At standby
µ
PD434016ALE-12 44-pin plas t i c SOJ 12 230 10
µ
PD434016ALE-15 (10.16 mm (400)) 15 200
µ
PD434016ALE-17 17 190
µ
PD434016ALE-20 20 180
µ
PD434016AG5-12-7JF 44-pin plastic TSOP (II ) 12 230
µ
PD434016AG5-15-7JF (10.16 mm (400)) 15 200
µ
PD434016AG5-17-7JF (Normal bent ) 17 190
µ
PD434016AG5-20-7JF 20 180
2
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Pin Configuration (Marking Side)
/xxx ind icates active low signal.
44-pin plastic SOJ (10.16 mm (400))
[
µ
µµ
µ
PD434016ALE ]
44-pin plastic TSOP (II) (10.16 mm (400)) (Normal bent)
[
µ
µµ
µ
PD434016AG5-7JF ]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
A0
A1
A2
A3
A4
/CS
I/O1
I/O2
I/O3
I/O4
V
CC
GND
I/O5
I/O6
I/O7
I/O8
/WE
A5
A6
A7
A8
A9
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A17
A16
A15
/OE
/UB
/LB
I/O16
I/O15
I/O14
I/O13
GND
V
CC
I/O12
I/O11
I/O10
I/O9
NC
A14
A13
A12
A11
A10
A0 - A17 : Address Inputs
I/O1 - I/O16 : Data Inputs / Outputs
/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
/LB, /UB : Byte data select
VCC : Power supply
GND : Ground
NC : No connection
Remark Refer to Package Drawings for the 1-pin index mark.
•
3
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Block Diagram
GND
V
CC
/WE
/OE
/CS
Input data
controller Sense amplifier /
Switching circuit
Column decoder
Address buffer
A0
|
A17
Address buffer
Row decoder
Memory cell array
4,194,304 bits
Output data
controller
/LB
/UB
I/O9 - I/O16
I/O1 - I/O8
Truth Table
/CS /OE /WE /LB /UB Mode I/O Supply current
I/O1 - I/O8 I/O9 - I/O16
H××××Not selected High im pedance High impedance ISB
L L H L L Read DOUT DOUT ICC
LH D
OUT High impedanc e
H L High im pedance DOUT
L×LLL Write D
IN DIN
LH D
IN High im pedance
H L High im pedance DIN
LHH××
Output dis abl e Hi gh i mpedance Hi gh i mpedance
L××H H High im pedance High impedance
Remark × : Don’t care
4
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Electrical Specifications
Absolute Maximum Ratings
Parameter Symbol Condition Rating Unit
Supply volt age VCC –0.5 Note to +7.0 V
Input / Output volt age VT–0.5 No te to VCC+0.5 V
Operating ambient t emperature TA0 to 70 °C
Storage temperature Tstg –55 t o +125 °C
Note –2.0 V (MIN.) (pulse width : 2 ns)
Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Recommended Operating Conditions
Parameter Symbol Condition MIN. TYP. MAX. Unit
Supply volt age VCC 4.5 5.0 5.5 V
High level input voltage VIH 2.2 VCC+0.5 V
Low level input voltage VIL –0.5 Note +0.8 V
Operating ambient t emperature TA070
°C
Note –2.0 V (MIN.) (pulse width : 2 ns)
5
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)
Parameter Symbol Test c ondi t i on MIN. TYP. MAX. Uni t
Input leak age current ILI VIN = 0 V to VCC –2 +2
µ
A
Output leak age current ILO VI/O = 0 V to VCC, /CS = VIH or /OE = VIH –2 +2
µ
A
or /WE = VIL or /LB = VIH or /UB = VIH
Operating suppl y current ICC /CS = VIL, Cycle ti me : 12 ns 230 mA
II/O = 0 mA, Cycle time : 15 ns 200
Minimum cyc l e tim e Cycle ti me : 17 ns 190
Cycle ti me : 20 ns 180
Standby s uppl y current ISB /CS = VIH, VIN = VIH or VIL 50 mA
ISB1 /CS ≥ VCC – 0.2 V, 10
VIN ≤ 0.2 V or VIN ≥ VCC – 0.2 V
High level out put voltage VOH IOH = –4.0 m A 2.4 V
Low level output voltage VOL IOL = +8.0 mA 0.4 V
Remarks 1. VIN : Input voltage
VI/O : Input / Output voltage
2. These DC characteristics are in common regardless of package types.
Capacitance (TA = 25 °
°°
°C, f = 1 MHz)
Parameter Symbol Test conditi on MIN. TYP. MAX. Unit
Input capacitanc e CIN VIN = 0 V 6 pF
Input / Output capacitanc e CI/O VI/O = 0 V 10 pF
Remarks 1. VIN : Input voltage
VI/O : Input / Output voltage
2. These parameters are periodically sampled and not 100% tested.
6
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)
AC Test Conditions
Input Waveform (Rise and Fall Time ≤
≤≤
≤ 3 ns)
Test Points
GND
3.0 V
1.5 V 1.5 V
Output Waveform
Test Points1.5 V 1.5 V
Output Load
AC characteristics directed with the note should be measured with the output load shown in Figure 1 or
Figure 2.
Figure 1 Figure 2
(for tAA, tACS, tOE, tABD, tOH) (for tCLZ, tOLZ, tBLZ, tCHZ, tOHZ, tBHZ, tWHZ, tOW)
V
TT
= +1.5 V
I/O (Output)
50 Ω
Z
O
= 50 Ω
30 pF
C
L
+5.0 V
I/O (Output)
480 Ω
5 pF
C
L
255 Ω
Remark CL includes capacitances of the probe and jig, and stray capacitances.
7
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Read Cycle
Parameter Symbol
µ
PD434016A
-12
µ
PD434016A
-15
µ
PD434016A
-17
µ
PD434016A
-20 Unit Notes
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
Read cycle t i me tRC 12 15 17 20 ns
Address access time tAA 12 15 17 20 ns 1
/CS access time tACS 12 15 17 20 ns
/OE access time tOE 6 7 8 10 ns
/LB, /UB access time tABD 6 7 8 10 ns
Output hold f rom address change tOH 3333ns
/CS to out put in low im pedanc e tCLZ 3333ns2, 3
/OE to output in low impedance tOLZ 0000ns
/LB, /UB to out put in low impedance tBLZ 0000ns
/CS to out put in high impedance tCHZ 6788ns
/OE to output hold in hi gh i mpedanc e t OHZ 6788ns
/LB, /UB to out put hold in high impedance tBHZ 6788ns
Notes 1. See the output load shown in Figure 1.
2. Transition is measured at ± 200 mV from steady-state voltage with the output load show n in Figure 2.
3. These parameters are periodically sampled and not 100% tested.
Remark These AC characteristics are in common regardless of package types.
Read Cycle Timing Chart 1 (Address Access)
t
OH
t
RC
t
AA
Address (Input)
I/O (Output) Previous data out Data out
Remarks 1. In read cycle, /WE should be fixed to high level.
2. /CS = /OE = /LB (or /UB) = VIL
8
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Read Cycle Timing Chart 2 (/CS Access)
Address (Input)
t
RC
t
AA
t
OLZ
/CS (Input)
I/O (Output) Data out
t
OHZ
High impedance
t
ACS
/OE (Input)
t
OE
t
CLZ
t
CHZ
High impedance
/LB, /UB (Input)
t
BLZ
t
ABD
t
BHZ
Caution Address valid prior to or coincident with /CS low level input.
Remark In read cycle, /W E should be fixed to high level.
9
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Write Cycle
Parameter Symbol
µ
PD434016A
-12
µ
PD434016A
-15
µ
PD434016A
-17
µ
PD434016A
-20 Unit Notes
MIN. MAX. MIN. MAX. MIN. MAX. MIN. MAX.
W rite cycle time tWC 12 15 17 20 ns
/CS to end of write tCW 8 101112ns
Address val i d to end of write tAW 8 101112ns
Write pul se width tWP 8 101112ns
/LB, /UB to end of write tBW 8 101112ns
Data valid to end of write tDW 6789ns
Data hold ti me tDH 0000ns
Address setup ti me tAS 0000ns
Writ e recovery time tWR 1111ns
/WE t o output in high i mpedance tWHZ 6788ns1, 2
Output active from end of write tOW 3333ns
Notes 1. Transition is measured at ± 200 mV from steady-state voltage with the output load shown in Figure 2.
2. These parameters are periodically sampled and not 100% tested.
Remark These AC characteristics are in common regardless of package types.
Write Cycle Timing Chart 1 (/WE Controlled)
t
WC
t
CW
t
WP
t
WR
Address (Input)
/CS (Input)
/WE (Input)
I/O (Input / Output)
t
DH
t
WHZ
t
AW
High
impe-
dance
High
impe-
dance
t
OW
Indefinite data out Data in Indefinite data out
t
DW
t
AS
/LB, /UB (Input)
t
BW
Caution /CS or /WE should be fixed to high level during address transition.
Remarks 1. Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB
(or low level /UB).
2. During tWHZ, I/O pins are in the output state, therefore the input signals must not be applied to the
output.
3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read
operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
•
10
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Write Cycle Timing Chart 2 (/CS Controlled)
t
WC
t
AS
t
CW
t
AW
t
WP
t
WR
t
DW
t
DH
Address (Input)
/CS (Input)
/WE (Input)
/LB, /UB (Input)
High impedance Data in High impedance
t
BW
I/O (Input)
Caution /CS or /WE should be fixed to high level during address transition.
Remark W rite operation is done during the overlap time of a low level /CS, a low level /W E and a low level /LB (or
low level /UB).
Write Cycle Timing Chart 3 (/LB, /UB Controlled)
t
WC
t
AS
t
BW
t
WR
t
DW
t
DH
Address (Input)
/LB, UB (Input)
/WE (Input)
/CS (Input)
High impedance Data in High impedance
t
CW
I/O (Input)
t
AW
t
WP
Caution /CS or /WE should be fixed to high level during address transition.
Remark W rite operation is done during the overlap time of a low level /CS, a low level /W E and a low level /LB (or
low level /UB).
11
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Package Drawings
ITEM MILLIMETERS
NOTE
Each lead centerline is located within 0.12 mm of
its true position (T.P.) at maximum material condition.
G
K
M
B
F
H
M
I
E
CD
J
T
N
U
C
D 11.18±0.20
10.16
B 28.73+0.20
−0.35
44-PIN PLASTIC SOJ (10.16mm (400))
F
G
I
3.5±0.2
0.8 MIN.
0.74
E 1.03±0.15
H 2.3±0.2
K
0.12
1.27 (T.P.)
N
P
P44LE-400A-1
M 0.40±0.10
9.4±0.20
J 2.6
0.10Q
TR 0.85
U 0.20+0.10
−0.05
44 23
122
S
P
SQ
•
12
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
44-PIN PLASTIC TSOP(II) (10.16 mm (400))
NOTE
Each lead centerline is located within 0.13 mm of
its true position (T.P.) at maximum material condition.
ITEM MILLIMETERS
A
C
18.63 MAX.
0.93 MAX.
0.1±0.05E
F
B0.8 (T.P.)
1.2 MAX.
G0.97
H 11.76±0.2
I 10.16±0.1
J 0.8±0.2
D 0.32+0.08
−0.07
M0.13
N0.10
L 0.5±0.1
K 0.145+0.025
−0.015
P3°+7°
−3°
S44G5-80-7JF5-1
M
44 23
122
SN
S
K
L
F
EP
J
G
DM
C
A
B
H
I
detail of lead end
•
13
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
Recommended Soldering Conditions
Please consult with our sales offices for soldering conditions of the
µ
PD434016A.
Types of Surface Mount Device
µ
PD434016ALE : 44-pin plastic SOJ (10.16 mm (400))
µ
PD434016AG5-7JF : 44-pin plastic TSOP (II) (10.16 mm (400)) (Normal bent)
14
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
[ MEMO ]
15
µ
µµ
µ
PD434016A
Data Sheet M12228EJ6V0DS00
NOTES FOR CMOS DEVICES
1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS
Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and
ultimately degrade the device operation. Steps must be taken to stop generation of static electricity
as much as possible, and quickly dissipate it once, when it has occurred. Environmental control
must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using
insulators that easily build static electricity. Semiconductor devices must be stored and transported
in an anti-static container, static shielding bag or conductive material. All test and measurement
tools including work bench and floor should be grounded. The operator should be grounded using
wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need
to be taken for PW boards with semiconductor devices on it.
2 HANDLING OF UNUSED INPUT PINS FOR CMOS
Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided
to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence
causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels
of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused
pin should be connected to V
DD
or GND with a resistor, if it is considered to have a possibility of
being an output pin. All handling related to the unused pins must be judged device by device and
related specifications governing the devices.
3 STATUS BEFORE INITIALIZATION OF MOS DEVICES
Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS
does not define the initial operation status of the device. Immediately after the power source is
turned ON, the devices with reset function have not yet been initialized. Hence, power-on does
not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the
reset signal is received. Reset operation must be executed immediately after power-on for devices
having reset function.
µ
µµ
µ
PD434016A
M8E 00. 4
The information in this document is current as of May, 2000. The information is subject to change
without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
and/or types are available in every country. Please check with an NEC sales representative for
availability and additional information.
No part of this document may be copied or reproduced in any form or by any means without prior
written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
third parties by or arising from the use of NEC semiconductor products listed in this document or any other
liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
patents, copyrights or other intellectual property rights of NEC or others.
Descriptions of circuits, software and other related information in this document are provided for illustrative
purposes in semiconductor product operation and application examples. The incorporation of these
circuits, software and information in the design of customer's equipment shall be done under the full
responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
parties arising from the use of these circuits, software and information.
While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
risks of damage to property or injury (including death) to persons arising from defects in NEC
semiconductor products, customers must incorporate sufficient safety measures in their design, such as
redundancy, fire-containment, and anti-failure features.
NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
developed based on a customer-designated "quality assurance program" for a specific application. The
recommended applications of a semiconductor product depend on its quality grade, as indicated below.
Customers must check the quality grade of each semiconductor product before using it in a particular
application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio
and visual equipment, home electronic appliances, machine tools, personal electronic equipment
and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's
data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not
intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness
to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for
NEC (as defined above).
•
•
•
•
•
•
