1©2018 Integrated Device Technology, Inc. June 25, 2018
Description
The XU devices are low phase noise quartz-based PLL oscillators
supporting a large range of frequencies and output interface
types. These devices are designed to operate at three different
power supplies and are available in multiple package sizes as well
as temperature grades.
With a patented one-time program (OTP) allowing for infinite
memory shelf life, the XU devices can be programmed to generate
an output frequency from 16kHz to 1500MHz with a resolution as
low as 1Hz accuracy. The configuration capability of this family of
devices allows for fast delivery times for both sample and large
production orders.
Features
▪Frequency range: 0.016MHz to 1500MHz
▪Output types: LVDS, LVPECL, HCSL, LVCMOS
▪Supply voltage options: 1.8V, 2.5V, or 3.3V
▪Phase jitter (1.875MHz to 20MHz): 100fs typical
▪Phase jitter (12kHz to 20MHz): 300fs typical
▪Package options:
— 5.0 × 3.2 × 1.2 mm
— 7.0 × 5.0 × 1.3 mm
▪Operating temperature: -20°C to +70°C
— Frequency stability options: ±20, ±25, ±50, or ±100 ppm
▪Operating temperature: -40°C to +85°C
— Frequency stability options: ±25, ±50, or ±100 ppm
▪Operating temperature: -40°C to +105°C
— Frequency stability options: ±50 or ±100 ppm
1
2
34
5
6
E/D / NC
NC / E/D
OUT
OUT2
VDD
GND
Pin Assignments
Table 1. 6-pin Packag e
Pin # Pin Name Description
1
23
4E/D
NC
OUT
NC
VDD
GND
Table 2. 4-pin Package
Pin # Pin Name Description
[a] Pulled high internally = output enabled.
[b] Low = output disabled.
See Ordering Information for more details.
1E/D
NC
Enable/Disable [a,b]
No connect
2NC
E/D
No connect
Enable/Disable [a,b]
3 GND Connect to ground
4OUT Output
5 OUT2 Complementary output
6V
DD Supply voltage
1 E/D Enable/Disable [a,b]
2 GND Connect to ground
3OUT Output
4V
DD Supply voltage
XU
Datasheet
XU Family of Low Phase Noise
Quartz-based PLL Oscillators
2©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the device. These ratings, which are standard values for IDT
commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those
indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Table 3. Absolute Maximum Ratings
Item Rating
ESD Compliance
Table 4. ESD Compliance
Mechanical Testing
Table 5. Mechanica l Te stin g *
Parameter Test Method
* MSL level does not apply.
Solder Reflow Profile
tP10 seconds Max within 5°C of
260°C peak
Ramp down not to
exceed 6°C/s
Ramp up 3°C/s Max
120 ±20 seconds in
pre-heating area
50 ±10 seconds
above 225°C
reflow area
400 seconds Max from +25°C to 260°C peak
25°C
160°C
180°C
225°C
260°C
VDD -0.5 to +5.0V
E/D -0.5V to VDD + 0.5V
OUT -0.5V to VDD + 0.5V
Storage Temperature -55°C to 125°C
Maximum Junction Temperature 125°C
Core Current 65mA maximum
Theta JAJU6 75.9 °C/W JS6 89.6 °C/W
Theta JB48.6°C/W 54.3 °C/W
Human Body Model (HBM) 1000V
Mechanical Shock Half-sine wave with 0.3ms 3000G. X, Y, Z each direction 1 time.
Mechanical Vibration
Frequency: 10 to 55MHz amplitude: 1.5mm.
Frequency: 55–2000Hz peak value: 20G.
Duration time: 4H for each X,Y,Z axis; total 12hours.
High Temp Operating Life (HTOL) 2000 hours at 125°C (under power).
Hermetic Seal Gross leak (air leak test). Fine leak (Helium leak test) He-pressure: 6kgf/cm² 2 hours.
3©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
DC Electrical Characteristics
Note for all DC Electrical Characteristics tables: A pull-up resistor from VDD to E/D enables output when pin 1 is left open.
Table 6. 3.3V IDD DC Electrical Characte ristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Output Type Conditions Minimum Typical Maximum Units
IDD Current Consumption
LVDS 0.016MHz to 400MHz. 97
mA
400.000+MHz to 1.5GHz. 122
LVPECL
0.016MHz to 212.5MHz. 115
212.5+MHz to 400MHz. 128
400+MHz to 670MHz. 142
HCSL 0.016MHz to 670MHz. 145
LVCMOS 0.016MHz to 62.5MHz. 98
62.5+MHz to 167MHz. 108
Table 7. 2.5V IDD DC Electrical Characte ristics
VDD = 2.5V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Output Type Conditions Minimum Typical Maximum Units
IDD Current Consumption
LVDS 0.016MHz to 400MHz. 90
mA
400.000+MHz to 1.35GHz. 103
LVPECL
0.016MHz to 156.25MHz. 102
156.25+MHz to 400MHz. 112
400+MHz to 670MHz. 118
HCSL 0.016MHz to 400MHz. 102
400.000+MHz to 670MHz. 112
LVCMOS
0.016MHz to 62.5MHz. 80
62.5+MHz to 125MHz. 85
125+MHz to 167MHz. 92
4©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Table 8. 1.8V IDD DC Electrical Characte ristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Output Type Conditions Minimum Typical Maximum Units
IDD Current Consumption
LVDS 0.016MHz to 400MHz. 65
mA
400.000+MHz to 1.0GHz. 72
LVPECL 0.016MHz to 250MHz. 75
250.000+MHz to 670MHz. 97
HCSL 0.016MHz to 400MHz. 68
400.000+MHz to 670MHz. 77
LVCMOS 0.016MHz to 125MHz. 58
Table 9. LVDS DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol Parameter Conditions Minimum Typical Maximum Units
VOD Differential Output Voltage 0.25 0.4 0.5
V
VOS Output Offset Voltage 1 1.17 1.375
VIH Enable/Disable Input High Voltage 70%VDD
VIL Enable/Disable Input Low Voltage 30%VDD
Table 10. LVPECL DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol Parameter Conditions Minimum Typical Maximum Units
VOH Output High Voltage
VDD = 3.3V ±5%. 1.85 2.3
V
VDD = 2.5V ±5%. 1.1 1.45
VDD = 1.8V ±5%. 0.5 0.8
VOL Output Low Voltage
VDD = 3.3V ±5%. 1.1 1.65
VDD = 2.5V ±5%. 0.35 0.85
VDD = 1.8V ±5%. 0 0.25
VIH Enable/Disable Input High Voltage 70%VDD
VIL Enable/Disable Input Low Voltage 30%VDD
5©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Table 11. HCSL DC Electrical Characteristic s
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol Parameter Conditions Minimum Typical Maximum Units
VOH Output High Voltage
VDD = 3.3V ±5%. 0.6 1.1
V
VDD = 2.5V ±5%. 0.55 0.95
VDD = 1.8V ±5%. 0.45 0.7
VOL Output Low Voltage 0 0.2
VIH Enable/Disable Input High Voltage 70%VDD
VIL Enable/Disable Input Low Voltage 30%VDD
Table 12. LVCMOS DC Electrical Characteristics
VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard
frequencies.
Symbol Parameter Conditions Minimum Typical Maximum Units
VOH Differential Output Voltage 90%VDD
V
VOL Output Offset Voltage 10%VDD
VIH Enable/Disable Input High Voltage 70%VDD
VIL Enable/Disable Input Low Voltage 30%VDD
6©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
AC Electrical Characteristics
Table 13. 3.3V AC Electrical Characteristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Test Condition Minimum Typical Maximum Units
F Output Frequency Range
LVDS. 0.016 1500
MHzLVPECL, HCSL. 0.016 670
LVCMOS. 0.016 167
Frequency Stability
Temperature = -20°C to +70°C. ±20 ±100 ppm
Temperature = -40°C to +85°C. ±25 ±100 ppm
Temperature = -40°C to +105°C. ±50 ±100 ppm
Aging (1st year) TA = 25°C. ±3
Aging (10 years) TA = 25°C. ±10
Output Load
LVDS. Differential. 100
ΩLVPECL. VDD - 2.0V. 50
HCSL. To GND. 50
LVCMOS. To GND. 15 pF
TST Start-up Time Output valid time after VDD meets minimum
specified level. 10 ms
tROutput Rise Time
LVDS.
20% to 80% Vpk-pk.
275 380
psLVPECL. 400
HCSL. 330
LVCMOS. 10% to 90% VDD. 3ns
tFOutput Fall Time
LVDS.
80% to 20% Vpk-pk.
275 380
psLVPECL. 400
HCSL. 330
LVCMOS. 90% to 10% VDD. 3ns
ODC Output Clock Duty Cycle
LVDS. 45 55
%
LVPECL. FOUT < 312.5MHz. 45 55
FOUT > 312.5MHz. 40 60
HCSL. 45 55
LVCMOS. FOUT < 62.5MHz. 45 55
FOUT > 62.5MHz. 40 60
TOE Output Enable/ Disable Time 100 ns
fJITTER
Phase Jitter
(12kHz–20MHz)
LVDS. 300 400
fsec
LVPECL. 300 400
HCSL. 300 400
LVCMOS. FOUT = 100MHz. 300 400
7©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Table 14. 2.5V AC Electrical Characteristics
VDD = 2.5V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Test Condition Minimum Typical Maximum Units
F Output Frequency Range
LVDS. 0.016 1350
MHz
LVPECL. 0.75 670
HCSL. 0.016 670
LVCMOS. 0.016 167
Frequency Stability
Temperature = -20°C to +70°C. ±20 ±100 ppm
Temperature = -40°C to +85°C. ±25 ±100 ppm
Temperature = -40°C to +105°C. ±50 ±100 ppm
Aging (1st year) TA = 25°C. ±3
Aging (10 years) TA = 25°C. ±10
Output Load
LVDS. Differential. 100
ΩLVPECL. VDD - 2.0V. 50
HCSL. To GND. 50
LVCMOS. To GND. 15 pF
TST Start-up Time Output valid time after VDD meets minimum
specified level. 10 ms
tROutput Rise Time
LVDS.
20% to 80% Vpk-pk.
300 400
psLVPECL. 250 630
HCSL. 315
LVCMOS. 10% to 90% VDD. 3ns
tFOutput Fall Time
LVDS.
80% to 20% Vpk-pk.
300 400
psLVPECL. 360 630
HCSL. 315
LVCMOS. 90% to 10% VDD. 3ns
ODC Output Clock Duty Cycle
LVDS. 45 55
%
LVPECL. FOUT < 156.25MHz. 45 55
FOUT < 156.25MHz. 40 60
HCSL. 45 55
LVCMOS. FOUT < 62.5MHz. 45 55
FOUT > 62.5MHz. 40 60
TOE Output Enable/ Disable Time 100 ns
fJITTER
Phase Jitter
(12kHz–20MHz)
LVDS. 400 500
fsec
LVPECL. 350 500
HCSL. 350 500
LVCMOS. FOUT = 100MHz. 350 500
8©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Table 15. 1.8V AC Electrical Characteristics
VDD = 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol Parameter Test Condition Minimum Typical Maximum Units
F Output Frequency Range
LVDS. 0.016 1000
MHzLVPECL, HCSL. 0.016 670
LVCMOS. 0.016 125
Frequency Stability
Temperature = -20°C to +70°C. ±20 ±100 ppm
Temperature = -40°C to +85°C. ±25 ±100 ppm
Temperature = -40°C to +105°C. ±50 ±100 ppm
Aging (1st year) TA = 25°C. ±3
Aging (10 years) TA = 25°C. ±10
Output Load
LVDS. Differential. 100 Ω
LVPECL, HCSL. To GND. 50
LVCMOS. To GND. 10 pF
TST Start-up Time Output valid time after VDD meets minimum
specified level. 10 ms
tROutput Rise Time
LVDS.
20% to 80% Vpk-pk.
250 315
psLVPECL. 250 350
HCSL. 320
LVCMOS. 10% to 90% VDD. 5ns
tFOutput Fall Time
LVDS.
80% to 20% Vpk-pk.
250 315
psLVPECL. 250 350
HCSL. 320
LVCMOS. 90% to 10% VDD. 5ns
ODC Output Clock Duty Cycle
LVDS. FOUT < 156.25MHz. 45 55
%
FOUT < 156.25MHz. 40 60
LVPECL. FOUT < 312.5MHz. 45 55
FOUT > 312.5MHz. 40 60
HCSL. 40 60
LVCMOS. FOUT < 62.5MHz. 45 55
FOUT > 62.5MHz. 40 60
TOE Output Enable/ Disable Time 100 ns
fJITTER
Phase Jitter
(12kHz–20MHz)
LVDS. 800 1200
fsec
LVPECL. 750 1200
HCSL. 100 1200
LVCMOS. FOUT = 100MHz. 800 1200
9©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Notes for all AC Electrical Characteristics tables:
1 A pull-up resistor from VDD to E/D enables output when pin 1 is left open.
2 Installation should include a 0.01μF bypass capacitor placed between VDD and GND to minimize power supply line noise.
3 Stability is inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.
4 Standard LVCMOS frequencies include 10MHz, 12MHz, 12.288MHz, 16MHz, 20MHz, 24MHz, 24.576MHz, 25MHz, 33.333MHz, 40MHz, 48MHz,
50MHz, 100MHz, 125MHz and 156.25MHz.
5 Standard differential frequencies include 100MHz, 106.25MHz, 125MHz, 150MHz, 155.52MHz, 156.25MHz, 200MHz, 212.5MHz, 250MHz, 300MHz,
312.5MHz and 400MHz.
Output Waveforms
Figure 1. LVDS Output Waveforms
Oscillator Symmetry
Output Levels/Rise Time/Fall Time Measurements
OUTPUT 2
OUTPUT 1
OUTPUT 2
OUTPUT 1
VOH
VOL
VOD
½ Period
Period
TRTF
20% to 80% VOS
10©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Figure 2. LVPECL Output Waveforms
Oscillator Symmetry
Rise Time/Fall Time Measur em ents
OUTPUT 2
OUTPUT 1
OUTPUT 2
OUTPUT 1
VOH
VOL
VOH
VOL
½ Period
Period
TRTF
20% to 80%
Figure 3. HCSL Output Waveforms
Oscillator Symmetry
Rise Time/Fall Time Measur em ents
OUTPUT 2
OUTPUT 1
OUTPUT 2
OUTPUT 1
VOH
VOL
VOH
VOL
½ Period
Period
TRTF
20% to 80%
11©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Figure 4. LVCMOS Output Waveforms
Rise Time/Fall Time Measurements
On Time
½ Period
Period
20% to 80%
10% to 90%
0V to VDD
10% to 90%
Rise Time 90% to 10%
Fall Time
20% to 80%
Rise Time
80% to 20%
Fall Time
Off Time
½ Period
50% VDD
Oscilla tor Sy mm e try
Package Outline Drawings
The package outline drawings are appended at the end of this document and are accessible from the links below. The package
information is the most current data available.
www.idt.com/document/psc/js6-package-outline-50-x-32-mm-body-11-mm-thick
www.idt.com/document/psc/ju6-package-outline-70-x-50-mm-body-13-mm-thick
www.idt.com/document/psc/js4-package-outline-50-x-32-mm-body-11-mm-thick
www.idt.com/document/psc/ju4-package-outline-70-x-50-mm-body-13-mm-thick
12©2018 Integrated Device Technology, Inc. June 25, 2018
XU Datasheet
Ordering Information
XU
FamilyandASIC
L
OutputType
5
Package
3
Voltage
5
Precision
125.000000
Frequency
I
TemperatureRange
I: Industrialrange–40to+85°C
K: Extendedindustrialrange–40to+105°C
X: Extendedcommercialrange–20to+70°C
125.000000ListedinMHzto6digits
000.016000MHzto999.999999MHz
A00.000000toA99.999999 1000MHzto1099.999MHz
B00.000000toB99.999999 1100MHzto1199.999MHz
C00.000000toC99.9999991200MHzto1299.999MHz
D00.000000toD99.999999 1300MHzto1399.999MHz
E00.000000toE99.999999 1400MHzto1499.999MHz
F00.0000001500MHz
0:±100ppm**
5:±50ppm**
6:±25ppm
8:±20ppm*
1: 1.8VDC±5%
2:2.5VDC±5%
3: 3.3VDC±5%
5:5. 0 x3.2mm
7:7.0x5.0 mm
H: HCMOSEnable/DisablePin1
J: HCMOSEnable/DisablePin2
L:LVDSEnable/DisablePin1
M:LVDSEnable/DisablePin2
P:LVPECLEnable/DisablePin1
Q:LVPECLEnable/DisablePin2
N:HCSLEnable/DisablePin1
O:HCSLEnable/DisablePin2
X:XHCMOSCompHCMOSEnable/DisablePin1
Y:XHCMOSCompHCMOSEnable/DisablePin2
XU:400fsjitter
*±20ppmforX(‐20°Cto+70°C)only.
**±100ppmand±50ppmforK(‐40°Cto+105°C)only.
XU Datasheet
13©2018 Integrated Device Technology, Inc. June 25, 2018
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time,
without notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same
way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability
of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not
convey any license under intellectual property rights of IDT or any third parties.
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be rea-
sonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property
of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.
Tech Support
www.IDT.com/go/support
Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales
Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com
Revision History
Revision Date Description of Change
June 25, 2018 ▪Updated Package Outline Drawings section.
November 22, 2017 ▪Updated Theta JA and JB in Absolute Maximum Ratings table.
▪Added MSL statement under Mechanical Tes ting table.
▪Updated ordering information.
October 19, 2017 ▪Updated document title.
▪Updated Features bullets.
▪Updated Absolute Maximum Ratings and ESD Compliance tables.
▪Added -40°C to +105°C rating to all electrical tables.
▪Removed phase noise charts.
▪Updated Ordering Information table.
May 12, 2017 ▪Reformatted embedded tables.
▪Removed “Jitter Performance” tables and moved the “Phase Jitter (12kHz–20MHz)” parameter to its
respective AC Electrical Characteristics table.
▪Updated all Output Waveform drawings.
December 1, 2016 Initial release
