LM6162
High Speed Operational Amplifier
General Description
The LM6162 family of high-speed amplifiers exhibits an ex-
cellent speed-power product, delivering 300 V/µs and
100 MHz gain-bandwidth product (stable for gains as low as
+2 or −1) with only 5 mA of supply current. Further power
savings and application convenience are possible by taking
advantage of the wide dynamic range in operating supply
voltage which extends all the way down to +5V.
These amplifiers are built with National’s VIP™(Vertically In-
tegrated PNP) process which provides fast transistors that
are true complements to the already fast NPN devices. This
advanced junction-isolated process delivers high speed per-
formance without the need for complex and expensive di-
electric isolation.
Features
nHigh slew rate: 300 V/µs
nHigh gain-bandwidth product: 100 MHz
nLow supply current: 5 mA
nFast settling time: 120 ns to 0.1%
nLow differential gain: <0.1%
nLow differential phase: <0.1˚
nWide supply range: 4.75V to 32V
nStable with unlimited capacitive load
nWell behaved; easy to apply
Applications
nVideo amplifier
nWide-bandwidth signal conditioning for image
processing (FAX, scanners, laser printers)
nHard disk drive preamplifier
nError amplifier for high-speed switching regulator
Connection Diagrams
Temperature Range Package NSC
Drawing
Military Industrial Commercial
−55˚C ≤T
A
≤+125˚C −25˚C ≤T
A
≤+85˚C 0˚C ≤T
A
≤+70˚C
LM6162N 8-Pin Molded DIP N08E
LM6162J/883 8-Pin Ceramic DIP J08A
5962-9216501PA
LM6162WG/883 10-Lead Ceramic SOIC WG10A
5962-9216501XA
VIP™is a trademark of National Semiconductor Corporation.
10-Pin Ceramic Flatpak
DS011061-15
Top View
See NS Package Number W10A DS011061-2
See NS Package Number N08E or J08A
May 1999
LM6162 High Speed Operational Amplifier
© 1999 National Semiconductor Corporation DS011061 www.national.com
Connection Diagrams (Continued)
Temperature Range Package NSC
Drawing
Military Industrial Commercial
−55˚C ≤T
A
≤+125˚C −25˚C ≤T
A
≤+85˚C 0˚C ≤T
A
≤+70˚C
LM6162W/883 10-Pin Ceramic Flatpak W10A
5962-9216501HA
www.national.com 2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
+
–V
−
) 36V
Differential Input Voltage (Note 2) ±8V
Common-Mode Input Voltage (V
+
−0.7V) to
(Note 3) (V
−
+ 0.7V)
Output Short Circuit to GND
(Note 4) Continuous
Soldering Information
Dual-In-Line Package (N)
Soldering (10 seconds) 260˚C
Small Outline Package (M)
Vapor Phase (60 seconds)
Infrared (15 seconds) 215˚C
220˚C
See AN-450 “Surface Mounting Methods and Their Effect
on Product Reliability” for other methods of soldering
surface mount devices.
Storage Temperature Range −65˚C ≤T
J
≤+150˚C
Max Junction Temperature 150˚C
ESD Tolerance (Note 5) ±1100V
Operating Ratings
Temperature Range (Note 6)
LM6162 −55˚C ≤T
J
≤+125˚C
Supply Voltage Range 4.75V to 32V
DC Electrical Characteristics
These limits apply for supply voltage =±15V, V
CM
=0V, and R
L
≥100 kΩ, unless otherwise specified. Limits in standard
typeface are for T
A
=T
J
=25˚C; limits in boldface type apply over the Operating Temperature Range.
Typical
(Note 7) LM6162
Symbol Parameter Conditions Limit Units
(Note 8)
V
OS
Input Offset Voltage ±3±5mV
±
8max
Input Offset Voltage 7 µV/˚C
Average Drift
I
bias
Input Bias Current 2.2 3 µA
6max
I
OS
Input Offset Current ±150 ±350 nA
±800 max
Input Offset Current 0.3 nA/˚C
Average Drift
R
IN
Input Resistance Differential 180 kΩ
C
IN
Input Capacitance 2.0 pF
A
VOL
Large Signal V
OUT
=±10V, R
L
=2kΩ1400 1000 V/V
Voltage Gain (Note 9) 500 min
R
L
=10 kΩ6500 V/V
V
CM
Input Common-Mode Supply =±15V +14.0 +13.9 V
Voltage Range +13.8 min
−13.2 −12.9 V
−12.7 max
Supply =+5V 4.0 3.9 V
(Note 10) 3.8 min
1.6 1.8 V
2.0 max
CMRR Common-Mode −10V ≤V
CM
≤+10V 100 83 dB
Rejection Ratio 79 min
PSRR Power Supply ±10V ≤V
S
≤±16V 93 83 dB
Rejection Ratio 79 min
www.national.com3
DC Electrical Characteristics (Continued)
These limits apply for supply voltage =±15V, V
CM
=0V, and R
L
≥100 kΩ, unless otherwise specified. Limits in standard
typeface are for T
A
=T
J
=25˚C; limits in boldface type apply over the Operating Temperature Range.
Typical
(Note 7) LM6162
Symbol Parameter Conditions Limit Units
(Note 8)
V
O
Output Voltage Supply =±15V, R
L
=2kΩ+14.2 +13.5 V
Swing +13.3 min
−13.4 −13.0 V
−12.7 max
V
O
Output Voltage Swing Supply =+5V and 4.2 3.5 V
R
L
=2kΩ(Note 10) 3.3 min
1.3 1.7 V
2.0 max
I
OSC
Output Short Sourcing 65 30 mA
Circuit Current 20 min
Sinking 65 30 mA
20 min
I
S
Supply Current 5.0 6.5 mA
6.8 max
AC Electrical Characteristics
These limits apply for supply voltage =±15V, V
CM
=0V, R
L
≥100 kΩ, and C
L
≤5 pF, unless otherwise specified. Limits
in standard typeface are for T
A
=T
J
=25˚C; limits in boldface type apply over the Operating Temperature Range.
Typical
(Note
7)
LM6162
Symbol Parameter Conditions Limit Units
(Note 8)
GBW Gain-Bandwidth Product f =20 MHz 100 80 MHz
55 min
Supply =±5V 70 MHz
SR Slew Rate A
V
=+2 (Note 11) 300 200 V/µs
180 min
Supply =±5V 200 V/µs
PBW Power Bandwidth V
OUT
=20 V
PP
4.5 MHz
t
s
Settling Time 10V step, to 0.1%100 ns
A
V
=−1, R
L
=2kΩ
φ
m
Phase Margin A
V
=+2 45 deg
Differential Gain NTSC, A
V
=+2 <0.1 %
Differential Phase NTSC, A
V
=+2 <0.1 deg
e
n
Input Noise Voltage f =10 kHz 10 nV/√Hz
i
n
Input Noise Current f =10 kHz 1.2 pA/√Hz
Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the de-
vice beyond its rated operating conditions.
Note 2: The ESD protection circuitry between the inputs will begin to conduct when the differential input voltage reaches 8V.
Note 3: a) In addition, the voltage between the V+pin and either input pin must not exceed 36V.
b) When the voltage applied to an input pin is driven more than 3V below the negative supply pin voltage, a substrate diode begins to conduct. Current through this
pin must then be kept less than 20 mA to limit damage from self-heating.
Note 4: Although the output current is internally limited, continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum al-
lowed junction temperature of 150˚C.
Note 5: This value is the average voltage that the weakest pin combinations can withstand and still conform to the datasheet limits. The test circuit used consists
of the human body model, 100 pF in series with 1500Ω.
Note 6: The typical thermal resistance, junction-to-ambient, of the molded plastic DIP (N package) is 105˚C/W. For the molded plastic SO (M package), use
155˚C/W. All numbers apply for packages soldered directly into a printed circuit board.
Note 7: Typical values are for TJ=25˚C, and represent the most likely parametric norm.
Note 8: Limits are guaranteed, by testing or correlation.
www.national.com 4
AC Electrical Characteristics (Continued)
Note 9: Voltage Gain is the total output swing (20V) divided by the magnitude of the input signal required to produce that swing.
Note 10: For single-supply operation, the following conditions apply: V+=5V, V−=0V, VCM =2.5V, VOUT =2.5V. Pin 1 and Pin 8 (VOS Adjust pins) are each con-
nected to pin 4 (V−) to realize maximum output swing. This connection will increase the offset voltage.
Note 11: VIN =10V step. For ±5V supplies, VIN =1V step.
Note 12: A military RETS electrical test specification is available on request.
Typical Performance Characteristics R
L
=10 kΩ,T
A
=25˚C unless otherwise noted
Supply Current vs
Supply Voltage
DS011061-16
Common-Mode
Rejection Ratio
DS011061-17
Power Supply
Rejection Ratio
DS011061-18
Gain-Bandwidth Product
vs Supply Voltage
DS011061-19
Gain-Bandwidth Product
vs Load Capacitance
DS011061-20
Propagation Delay,
Rise and Fall Times
DS011061-21
Slew Rate vs
Supply Voltage
DS011061-22
Slew Rate vs
Load Capacitance
DS011061-23
Overshoot vs
Load Capacitance
DS011061-24
www.national.com5
Typical Performance Characteristics R
L
=10 kΩ,T
A
=25˚C unless otherwise noted (Continued)
Output Impedance
(Open-Loop)
DS011061-25
Voltage Gain vs
Load Resistance
DS011061-26
Voltage Gain vs
Supply Voltage
DS011061-27
Differential Gain (Note)
Differential Gain (Note 13)
DS011061-4
Differential Phase (Note 13)
DS011061-5
Note 13: Differential gain and differential phase measured for four series LM6162 op amps configured with gain of +2 each, in series with a 1:16 attenuator and an
LM6321 buffer. Error added by LM6321 is negligible. Test performed using Tektronix Type 520 NTSC test system.
Step Response; Av =+2
DS011061-6
www.national.com 6
Typical Performance Characteristics R
L
=10 kΩ,T
A
=25˚C unless otherwise noted (Continued)
Input Noise Voltage
DS011061-28
Input Noise Current
DS011061-29
Power Bandwidth
DS011061-30
Open-Loop
Frequency Response
DS011061-8
Open-Loop
High-Frequency Response
DS011061-9
Common-Mode Input
Voltage Limits
DS011061-31
Output Saturation Voltage
DS011061-32
Bias Current vs
Common-Mode Voltage
DS011061-33
www.national.com7
Simplified Schematic
Application Tips
The LM6162 has been decompensated for a wider
gain-bandwidth product than the LM6361. However, the
LM6162 still offers stability at gains of 2 (and −1) or greater
over the specified ranges of temperature, power supply volt-
age, and load. Since this decompensation involved reducing
the emitter-degeneration resistors in the op amp’s input
stage, the DC precision has been increased in the form of
lower offset voltage and higher open-loop gain.
Other op amps in this family include the LM6361, LM6364,
and LM6365. If unity-gain stability is required, the LM6361
should be used. The LM6364 has been decompensated for
operation at gains of 5 or more, with corresponding greater
gain-bandwidth product (125 MHz, typical) and DC preci-
sion. The fully-uncompensated LM6365 offers
gain-bandwidth product of 725 MHz, typical, and is stable for
gains of 25 or more. All parts in this family, regardless of
compensation, have the same high slew rate of 300 V/µs
(typ).
The LM6162 is unusually tolerant of capacitive loads. Most
op amps tend to oscillate when their load capacitance is
greater than about 200 pF (in low-gain circuits). However,
load capacitance on the LM6162 effectively increases its
compensation capacitance, thus slowing the op amp’s re-
sponse and reducing its bandwidth. The compensation is not
ideal, though, and ringing may occur in low-gain circuits with
large capacitive loads.
Power supply bypassing is not as critical for LM6162 as it is
for other op amps in its speed class. However, bypassing will
improve the stability and transient response of the LM6162,
and is recommended for every design. 0.01 µF to 0.1 µF ce-
ramic capacitors should be used (from each supply “rail” to
ground); if the device is far away from its power supply
source, an additional 2.2 µF to 10 µF of tantalum may be re-
quired for extra noise reduction.
Keep all leads short to reduce stray capacitance and lead in-
ductance, and make sure ground paths are low-impedance,
especially where heavier currents will be flowing. Stray ca-
pacitance in the circuit layout can cause signal coupling from
one pin, input or lead to another, and can cause circuit gain
to unintentionally vary with frequency.
Breadboarded circuits will work best if they are built using
generic PC boards with a good ground plane. If the op amps
are used with sockets, as opposed to being soldered into the
circuit, the additional input capacitance may degrade circuit
frequency response. At low gains (+2 or −1), a feedback ca-
pacitor C
f
from output to inverting input will compensate for
the phase lag caused by capacitance at the inverting input.
Typically, values from 2 pF to 5 pF work well; however, best
results can be obtained by observing the amplifier pulse re-
sponse and optimizing C
f
for the particular layout.
DS011061-1
www.national.com 8
Typical Applications
Offset Voltage Adjustment
DS011061-11
Inverting Amplifier, 30 MHz Bandwidth
DS011061-12
Operation on ±15V supplies results in wider bandwidth, 50 MHz (typ).
Video Cable Driver
DS011061-13
* Network required when operating on supply voltage over ±5V, for overvoltage protection of LM6321. If ±5V supplies are used, omit network and connect
output of LM6162 directly to input of LM6321.
www.national.com9
Physical Dimensions inches (millimeters) unless otherwise noted
Ceramic Dual-In-Line Package (J)
Order Number LM6162J/883
NS Package Number J08A
Molded Dual-In-Line Package (N)
Order Number LM6162N
NS Package Number N08E
www.national.com 10
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
National Semiconductor
Europe Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com
National Semiconductor
Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507
www.national.com
10-Pin Ceramic Flatpak
Order Number LM6162W/883
NS Package Number W10A
LM6162 High Speed Operational Amplifier
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
