FDMC86183 N-Channel Shielded Gate PowerTrench® MOSFET
www.onsemi.com
2
Electrical Characteristics TJ = 25 °C unless otherwise noted.
Off Characteristics
On Characteristics
Dynamic Characteristics
Switching Characteristics
Drain-Source Diode Characteristics
Symbol Parameter Test Con ditio ns Min. Typ. Max. Units
BVDSS Drain to Source Breakdown Voltage ID = 250 μA, VGS = 0 V 100 V
ΔBVDSS
ΔTJ
Breakdown Voltage Temperature
Coefficient ID = 250 μA, referenced to 25 °C 63 mV/°C
IDSS Zero Gate Voltage Drain Current VDS = 80 V, VGS = 0 V 1 μA
IGSS Gate to Source Leakage Current VGS = ±20 V, VDS = 0 V 100 nA
VGS(th) Gate to Source Threshold Voltage VGS = VDS, ID = 90 μA 2.0 3.2 4.0 V
ΔVGS(th)
ΔTJ
Gate to Source Threshold Voltage
Temperature Coefficient ID = 90 μA, referenced to 25 °C -8 mV/°C
rDS(on) Static Drain to Source On Re sistance VGS = 10 V, ID = 16 A 11 12.8 mΩVGS = 6 V, ID = 8 A 18 34.6
VGS = 10 V, ID = 16 A, TJ = 125 °C 18 21
gFS Forward Transconductance VDS = 5 V, ID = 16 A 20 S
Ciss Input Capacitance VDS = 50 V, VGS = 0 V,
f = 1 MHz
1080 1515 pF
Coss Output Capacitance 646 905 pF
Crss Reverse Transfer Capacitance 10 15 pF
RgGate Resistance 0.1 0.5 1.5 Ω
td(on) Turn-On Delay Time VDD = 50 V, ID = 16 A,
VGS = 10 V, RGEN = 6 Ω
11 20 ns
trRise Time 310ns
td(off) Turn-Off Delay Time 15 27 ns
tfFall Time 310ns
QgTotal Gate Charge VGS = 0 V to 10 V VDD = 50 V,
ID = 16 A
15 21 nC
QgTotal Gate Charge VGS = 0 V to 6 V 10 14 nC
Qgs Gate to Source Charge 5 nC
Qgd Gate to Drain “Miller” Charge 3.4 nC
Qoss Output Charge VDD = 50 V, VGS = 0 V 43 nC
VSD Source to Drain Diode Forward Voltage VGS = 0 V, IS = 2.1 A (Note 2) 0.7 1.2 V
VGS = 0 V, IS = 16 A (Note 2) 0.9 1.3
trr Reverse Reco very Tim e IF = 8 A, di/dt = 300 A/μs22 36 ns
Qrr Reverse Recovery Charge 36 58 nC
trr Reverse Reco very Tim e IF = 8 A, di/dt = 1000 A/μs18 33 ns
Qrr Reverse Recovery Charge 79 127 nC
Notes:
1. RθJA is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. RθCA is determined by the user's board design.
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
3. EAS of 96 mJ is based on starting TJ = 25 °C; N-ch: L = 3 mH, IAS = 8 A, VDD = 100 V, VGS =10 V. 100% test at L = 0.3 mH, IAS = 18 A.
4. Pulsed Id please refer to Fig 11 SOA graph for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.
53 °C/W when mounted
on a 1 in2 pad of 2 oz
copper
125 °C/W when mounted
on a minimum pad of 2 oz
copper
G
DF
DS
SF
SS
G
DF
DS
SF
SS
a. b.