APA1000-1FG1152PP - Actel Corporation

April 2002 1

Product Brief

ProASICPLUS™ Family Flash FPGAs

Features and Benefits

High Capacity

•150,000 to 1 million System Gates

•36k to 198 kbits of Two-Port SRAM

•106 to 712 User I/Os

Performance

•3.3V, 32-bit PCI (up to 50 MHz)

•Internal System Performance up to 350 MHz

•External System Performance up to 150 MHz

Reprogrammable Flash Technology

•0.22µ 4LM Flash-based CMOS Process

•Live at Power Up, Single-Chip Solution

•No Configuration Device Required

•Retains Programmed Design During Power-Down/

Power-Up Cycles

Secure Programming

•The Industry’s Most Effective Security Key Prevents Read

Back of Programming Bit Stream

Low Power

•Low Impedance Flash Switches

•Segmented Hierarchical Routing Structure

•Small, Efficient, Configurable (Combinatorial or

Sequential) Logic Cells

High Performance Routing Hierarchy

•Ultra Fast Local and Long Line Network

•High Speed Very Long Line Network

•High Performance, Low Skew, Splitable Global Network

•100% Routability and Utilization

I/O

•Schmitt Trigger Option on Every Input

•Mixed 2.5V/3.3V Support with Individually-Selectable

Voltage and Slew Rate

•Bidirectional Global I/Os

•Compliance with PCI Specification Revision 2.2

•Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant

•Pin Compatible Packages across ProASICPLUS Family

Unique Clock Conditioning Circuitry

•Two Integrated PLLs (1.5 to 240 MHz Input and Output

Ranges)

•PLL with Flexible Phase, Multiply/Divide and Delay

Capabilities

•Internal and/or External Dynamic PLL Configuration

•Two LVPECL Differential Pairs for Clock or Data Inputs

Standard FPGA and ASIC Design Flow

•Flexibility with Choice of Industry-Standard Front-End

Tools

•Efficient Design through Front-End Timing and Gate

Optimization

ISP Support

•In-System Programming (ISP) via JTAG Port

SRAMs and FIFOs

•Netlist Generation Ensures Optimal Usage of Embedded

Memory Blocks

•Synchronous and Asynchronous Operation of 24 RAM and

FIFO Configurations (Up to 150 MHz)

ProASICPLUS Product Profile

Device APA150 APA300 APA450 APA600 APA750 APA1000

Maximum System Gates 150,000 300,000 450,000 600,000 750,000 1,000,000

Maximum Registers 6,144 8,192 12,288 21,504 32,768 56,320

Embedded RAM Bits 36k 72k 108k 126k 144k 198k

Embedded RAM Blocks (256 X 9) 16 32 48 56 64 88

LVPECL 222222

PLL 222222

Global Networks 444444

Maximum Clocks 32 32 48 56 64 88

Maximum User I/Os 242 304 356 456 642 712

JTAG Yes Yes Yes Yes Yes Yes

PCI Yes Yes Yes Yes Yes Yes

Package (by pin count)

PQFP

PBGA

FBGA

208

456

144, 256

208

456

144, 256

208

456

144, 256

208

456

256, 676

208

456

676, 896

208

456

896, 1152

ProASICPLUS Family Flash FPGAs

2 Product Brief

General Description

The ProASICPLUS

family of devices offers enhanced

performance over Actel’s ProASIC family. It combines the

advantages of ASICs with the benefits of programmable

devices through nonvolatile Flash technology. This enables

engineers to create high-density systems using existing ASIC

or FPGA design flows and tools. In addition, the

ProASICPLUS family offers a unique clock conditioning

circuit based on two on-board phase lock loops (PLLs). The

family offers up to 1 million system gates, supported with up

to 198 kbits of 2-port SRAM and up to 712 user I/Os, all

providing 50 MHz PCI performance.

Advantages to the designer extend beyond performance.

Four levels of routing hierarchy simplify routing, while the

use of Flash technology allows all functionality to be live at

power up, unlike SRAM-based FPGAs. No external Boot

PROM is required to support device programming. While

on-board security mechanisms prevent all access to the

program information, reprogramming can be performed

in-system to support future design iterations and field

upgrades. The device’s architecture mitigates the

complexity of ASIC migration at higher user volume. This

makes ProASICPLUS a cost-effective solution for

applications in the networking, communications,

computing, and avionics markets.

The ProASICPLUS family achieves its nonvolatility and

reprogrammability through an advanced Flash-based 0.22µ

LVCMOS process with four-layer metal. Standard CMOS

design techniques are used to implement logic and control

functions, including the PLLs and LVPECL inputs. The

result is predictable performance fully compatible with gate

arrays.

The ProASICPLUS architecture provides granularity

comparable to gate arrays. The device core consists of a

Sea-of-TilesTM. Each tile can be configured as a flip-flop,

latch, or 3-input/1-output logic function by programming the

appropriate Flash switches. The combination of fine

granularity, flexible routing resources, and abundant Flash

switches allow 100% utilization and over 95% routability for

highly congested designs. Tiles and larger functions are

interconnected through a 4-level routing hierarchy.

Embedded 2-port SRAM blocks with built-in FIFO/RAM

control logic can have user-defined depth and width. Users

can also select programming for synchronous or

asynchronous operation, as well as parity generations or

checking.

The clock conditioning circuitry is unique. Devices contain

two clock conditioning blocks, each with a PLL core, delay

lines, phase shifts (0°, 90°, 180°, 270°), and clock

multipliers/dividers. In short, this is all the circuitry needed

to provide bidirectional access to the PLL, and operation up

to 240 MHz. The PLL block contains four programmable

frequency dividers which allow the incoming clock signal to

be divided by a wide range of factors from 1 to 64. The clock

conditioning circuit also delays or advances the incoming

reference clock up to 4ns (in increments of 0.25ns). The

PLL can be configured internally or externally during

operation without redesigning or reprogramming the part.

In addition to the PLL, there are two LVPECL differential

input pairs to accommodate high speed clock and data

inputs.

To support customers’ needs for more comprehensive, lower

cost board-level testing, Actel’s ProASICPLUS devices are

fully compatible with IEEE Standard 1149.1 for test access

port and boundary-scan test architecture. For more details

on the Flash FPGA implementation please refer to the

ProASICPLUS Family Flash FPGA data sheet.

Plastic Device Resources

User I/Os

Device PQFP

208-Pin PBGA

456-Pin FBGA

144-Pin FBGA

256-Pin FBGA

676-Pin FBGA

896-Pin FBGA

1152-Pin

APA150 158 242 100 186

APA300 158 290 100 186

APA450 158 344 100 186

APA600 158 356 186 454

APA750 158 356 454 562

APA1000 158 356 642 712

Package Definitions

PQFP = Plastic Quad Flat Pack, PBGA = Plastic Ball Grid Array, FBGA = Fine Ball Grid Array

Product Brief 3

ProASICPLUS Family Flash FPGAs

Ordering Information

ProASICPLUS Architecture

The proprietary ProASICPLUS

architecture provides

granularity comparable to gate arrays.

The ProASICPLUS

device core (Figure 1 on page 4) consists

of a Sea-of-Tiles™. Each tile can be configured as a 3-input

logic function (e.g., NAND gate, D-Flip-Flop, etc.) by

programming the appropriate Flash switch

interconnections (Figure 2 on page 4 and Figure 3 on

page 4). The tiles and larger functions are connected with

any of the four levels of routing hierarchy. Flash cells are

distributed throughout the device to provide nonvolatile,

reconfigurable interconnect programming. Flash switches

are programmed to connect signal lines to the appropriate

logic cell inputs and outputs. Dedicated high-performance

lines are connected as needed for fast, low-skew global

signal distribution throughout the core. Maximum core

utilization is possible for virtually any design.

ProASICPLUS

devices also contain embedded two-port

SRAM blocks with built-in FIFO/RAM control logic.

Programming options include synchronous or asynchronous

operation, two-port RAM configurations, user defined depth

and width, and parity generation or checking.

Flash Switch

Unlike SRAM FPGAs, ProASICPLUS uses a live on

power-up ISP Flash sw itch as its progr ammi ng el ement.

In the ProASICPLUS Flash switch, two transistors share the

floating gate, which stores the programming information.

One is the sensing transistor, which is only used for writing

and verification of the floating gate voltage. The other is the

switching transistor, which can be used in the architecture

to connect/separate routing nets or to configure logic. It is

also used to erase the floating gate (Figure 2 on page 4).

Logic Tile

The logic tile cell (Figure 3 on page 4) has three inputs (any

or all of which can be inverted) and one output (which can

connect to both ultra fast local and efficient long line

routing resources). Any three-input one-output logic

function, except a three input XOR, can be configured as

one tile. The tile can be configured as a latch with clear or

set or as a flip-flop with clear or set. Thus, the tiles can

flexibly map logic and sequential gates of a design.

APA1000 FG

Part Number

Speed Grade

Blank =Standard Speed

=TBD1

Package Type

PQ =Plastic Quad Flat Pack

FG =FineBall Grid Array

PB =Plastic Ball Grid Array

1152 ES

Package Lead Count

Application (Ambient Temperature Range)

Blank = Commercial (0 to +70˚ C)

I = Industrial (-40 to +85˚ C)

PP = Pre-production

ES = Engineering Silicon (Room Temperature Only)

150,000 Equivalent System Gates

APA150 =

APA450

APA600

APA750

APA1000

450,000 Equivalent System Gates

600,000 Equivalent System Gates

750,000 Equivalent System Gates

1,000,000 Equivalent System Gates

APA300

300,000 Equivalent System Gates

ProASICPLUS Family Flash FPGAs

4 Product Brief

Figure 1 • The ProASICPLUS Device Architecture

Figure 2 • Flash Switch

Figure 3 • Core Logic Tile

256x9 Two-Port SRAM

or FIFO Block

Logic Tile

S Col D Col

Switch In

Switch Out

Word

Floating Gate

Sensing Switching

Local Routing

In 1

In 2 (CLK)

In 3 (Reset)

Efficient Long

Line Routing

Actel and the Actel logo ar e regi stered trademarks of Actel Corporation.

All other trademarks are the property of their owners.

http://www.actel.com

Actel Europe Ltd.

Maxfli Court, Riverside W ay

Camberley, Surrey GU15 3YL

United Kingdom

Tel: +44 (0)1276 401450

Fax: +44 (0)1276 401490

Actel Corporation

955 East Arques A venue

Sunnyvale , California 94086

USA

Tel: (408) 739-1010

Fax: (408) 739-1540

Actel Asia-Pacific

EXOS Ebisu Bldg. 4F

1-24-14 Ebisu Shibuya-ku

Tokyo 150 Japan

Tel: +81 03-3 445-7671

Fax: +81 03-3445-7668

5172161PB-2/4.02

Data Sheet Categories

In order to provide the latest information to designers, some data sheets are published before data has been fully

characterized. Product Briefs are modified versions of data sheets. Data sheets are marked as “Advanced,” “Preliminary,” and

“Web-only.” The definition of these categories are as follows:

Product Brief

The product brief is a modified version of an Advanced data sheet containing general product information. This brief

summarizes specific device and family information for non-release products.

Advanced

The data sheet contains initial estimated information based on simulation, other products, devices, or speed grades. This

information can be used as estimates, but not for production.

Preliminary

The data sheet contains information based on simulation and/or initial characterization. The information is believed to be

correct, but changes are possible.

Unmarked (production)

The data sheet contains information that is considered to be final.

Web-only Versions

Web-only versions have three numbers in the version number (example: v2.0.1). A web-only version means Actel is posting

the data sheet so customers have the latest information, but we are not printing the version because some information is

going to change shortly after posting.