3-7
All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Harris Semiconductor products are sold by description only. Harr is Semiconductor reserves the right to make changes in circuit design and/or specifications at
any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is
believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other
rights of third parties which ma y result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.
Sales Office Headquarters
For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS
NORTH AMERICA
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321
EUROPE
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
ASIA
Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400
SEMICONDUCTOR
Operating Frequency Information
Operating frequency inf ormation f or a typical device (Figure 13)
is presented as a guide for estimating device performance
f or a specific application. Other typical frequency vs collector
current (ICE) plots are possible using the infor mation shown
for a typical unit in Figures 4, 7, 8, 11 and 12. The operating
frequency plot (Figure 13) of a typical de vice shows f MAX1 or
fMAX2 whichever is smaller at each point. The infor mation is
based on measurements of a typical device and is bounded
by the maximum rated junction temperature.
fMAX1 is defined by f MAX1 = 0.05/(tD(OFF)I + t D(ON)I). Dead-
time (the denominator) has been arbitrarily held to 10% of
the on-state time for a 50% duty factor. Other definitions are
possible. tD(OFF)I and tD(ON)I are defined in Figure 21.
Device turn-off delay can establish an additional frequency
limiting condition for an application other than TJMAX.
tD(OFF)I is important when controlling output ripple under a
lightly loaded condition.
fMAX2 is defined by fMAX2 = (PD - PC)/(EOFF + EON). The
allowable dissipation (PD) is defined by PD = (TJMAX -
T
C
)/RθJC. The sum of device switching and conduction
losses must not exceed PD. A 50% duty factor was used
(Figure 13) and the conduction losses (PC) are approxi-
mated by PC=(V
CE x ICE)/2.
EON and EOFF are defined in the switching waveforms
shown in Figure 21. EON is the integral of the instantaneous
power loss (ICE x VCE) during turn-on and EOFF is the inte-
gral of the instantaneous power loss during turn-off. All tail
losses are included in the calculation for EOFF; i.e., the col-
lector current equals zero (ICE = 0).
Handling Precautions for IGBTs
Insulated Gate Bipolar Transistors are susceptible to gate-
insulation damage by the electrostatic discharge of energy
through the devices. When handling these devices, care
should be exercised to assure that the static charge built in
the handler’s body capacitance is not discharged through
the de vice. With proper handling and application procedures ,
however, IGBT’s are currently being extensively used in pro-
duction by numerous equipment manufacturers in military,
industrial and consumer applications, with virtually no dam-
age problems due to electrostatic discharge. IGBT’s can be
handled safely if the following basic precautions are taken:
1. Prior to assembly into a circuit, all leads should be kept
shorted together either by the use of metal shorting
springs or by the inser tion into conductive material such
as “ECCOSORBD LD26” or equivalent.
2. When de vices are remov ed by hand from their carriers,
the hand being used should be grounded by any suitable
means, for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. De vices should ne ver be inserted into or removed from
circuits with power on.
5. Gate Volta ge Rating - Nev er exceed the gate-voltage rat-
ing of VGEM. Exceeding the rated VGE can result in
permanent damage to the oxide layer in the gate region.
6. Gate T ermination - The gates of these de vices are essen-
tially capacitors. Circuits that lea v e the gate open-circuited
or floating should be avoided. These conditions can result
in turn-on of the device due to v oltage b uildup on the input
capacitor due to leakage currents or pickup.
7. Gate Protection - These de vices do not hav e an internal
monolithic Zener Diode from gate to emitter. If gate pro-
tection is required, an external Zener is recommended.
ECCOSORBD is a Trademark of Emerson and Cumming, Inc.
HGTP12N60C3D, HGT1S12N60C3D, HGT1S12N60C3DS