  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DPackage Options Include Plastic
Small-Outline (D, NS, PS), Shrink
Small-Outline (DB), and Ceramic Flat (W)
Packages, Ceramic Chip Carriers (FK), and
Standard Plastic (N) and Ceramic (J) DIPs
DAlso Available as Dual 2-Input
Positive-NAND Gate in Small-Outline (PS)
Package
SN5400 ...J PACKAGE
SN54LS00, SN54S00 ...J OR W PACKAGE
SN7400, SN74S00 . . . D, N, OR NS PACKAGE
SN74LS00 . . . D, DB, N, OR NS PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
1Y
2A
2B
2Y
GND
VCC
4B
4A
4Y
3B
3A
3Y
SN5400 ...W PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1B
1Y
VCC
2Y
2A
2B
4Y
4B
4A
GND
3B
3A
3Y
SN74LS00, SN74S00 ...PS PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
VCC
2B
2A
2Y
1A
1B
1Y
GND
3212019
910111213
4
5
6
7
8
18
17
16
15
14
4A
NC
4Y
NC
3B
1Y
NC
2A
NC
2B
1B
1A
NC
3Y
3A V
4B
2Y
GND
NC
SN54LS00, SN54S00 . . . FK PACKAGE
(TOP VIEW)
CC
NC − No internal connection
description/ordering information
These devices contain four independent 2-input NAND gates. The devices perform the Boolean function
Y = A • B or Y = A + B in positive logic.
Copyright 2003, Texas Instruments Incorporated
   ! "#$ !  %#&'" ($)
(#"! "  !%$""! %$ *$ $!  $+! !#$!
!(( ,-) (#" %"$!!. ($!  $"$!!'- "'#($
$!.  '' %$$!)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
 %(#"! "%'  /0121 '' %$$! $ $!$(
#'$!! *$,!$ $()  '' *$ %(#"! %(#"
%"$!!. ($!  $"$!!'- "'#($ $!.  '' %$$!)
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
description/ordering information (continued)
ORDERING INFORMATION
TAPACKAGE†ORDERABLE
PART NUMBER TOP-SIDE
MARKING
SN7400N SN7400N
PDIP − N Tube SN74LS00N SN74LS00N
PDIP − N
Tube
SN74S00N SN74S00N
Tube SN7400D
7400
Tape and reel SN7400DR 7400
SOIC − D
Tube SN74LS00D
LS00
SOIC − D Tape and reel SN74LS00DR LS00
0°C to 70°CTube SN74S00D
S00
0C to 70 C
Tape and reel SN74S00DR S00
SN7400NSR SN7400
SOP − NS Tape and reel SN74LS00NSR 74LS00
SOP − NS
Tape and reel
SN74S00NSR 74S00
SOP − PS
Tape and reel
SN74LS00PSR LS00
SOP − PS Tape and reel SN74S00PSR S00
SSOP − DB Tape and reel SN74LS00DBR LS00
SNJ5400J SNJ5400J
CDIP − J Tube SNJ54LS00J SNJ54LS00J
CDIP − J
Tube
SNJ54S00J SNJ54S00J
−55°C to 125°C
SNJ5400W SNJ5400W
−55°C to 125°CCFP − W Tube SNJ54LS00W SNJ54LS00W
CFP − W
Tube
SNJ54S00W SNJ54S00W
LCCC − FK
Tube
SNJ54LS00FK SNJ54LS00FK
LCCC − FK
Tube
SNJ54S00FK SNJ54S00FK
†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
FUNCTION TABLE
(each gate)
INPUTS
OUTPUT
A B
OUTPUT
Y
H H L
LXH
X L H
logic diagram, each gate (positive logic)
A
BY
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
schematic
’00
GND
Y
130 Ω
VCC
4 kΩ
A
1.6 kΩ
1 kΩ
B
VCC
Resistor values shown are nominal.
Y
GND
3 kΩ
4 kΩ
120 Ω
8 kΩ20 kΩ
1.5 kΩ
12 kΩ
A
B
2.8 kΩ900 Ω
B
A
500 Ω250 Ω
3.5 kΩ
’LS00 ’S00
VCC
Y
GND
50 Ω
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VCC (see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage: ’00, ’S00 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
’LS00 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DB package 96°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PS package 95°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg −65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.
2. The package termal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
SN5400 SN7400
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current −0.4 −0.4 mA
IOL Low-level output current 16 16 mA
TAOperating free-air temperature −55 125 0 70 °C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS‡
SN5400 SN7400
UNIT
PARAMETER TEST CONDITIONS
‡
MIN TYP§MAX MIN TYP§MAX UNIT
VIK VCC = MIN, II = −12 mA −1.5 −1.5 V
VOH VCC = MIN, VIL = 0.8 V, IOH = −0.4 mA 2.4 3.4 2.4 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 16 mA 0.2 0.4 0.2 0.4 V
IIVCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.4 V 40 40 µA
IIL VCC = MAX, VI = 0.4 V −1.6 −1.6 mA
IOSVCC = MAX −20 −55 −18 −55 mA
ICCH VCC = MAX, VI = 0 V 4 8 4 8 mA
ICCL VCC = MAX, VI = 4.5 V 12 22 12 22 mA
‡For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§All typical values are at VCC = 5 V, TA = 25°C.
Not more than one output should be shorted at a time.
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
switching characteristics, VCC = 5 V, TA = 25°C (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
SN5400
SN7400
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
UNIT
(INPUT)
(OUTPUT)
MIN
TYP
MAX
tPLH
A or B
Y
RL = 400 Ω,
CL = 15 pF
11 22
ns
tPHL
A or B
Y
R
L
= 400
Ω
,
C
L
= 15 pF
7 15
ns
recommended operating conditions (see Note 4)
SN54LS00 SN74LS00
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.7 0.8 V
IOH High-level output current −0.4 −0.4 mA
IOL Low-level output current 4 8 mA
TAOperating free-air temperature −55 125 0 70 °C
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS†
SN54LS00 SN74LS00
UNIT
PARAMETER TEST CONDITIONS
†
MIN TYP‡MAX MIN TYP‡MAX UNIT
VIK VCC = MIN, II = −18 mA −1.5 −1.5 V
VOH VCC = MIN, VIL = MAX, IOH = −0.4 mA 2.5 3.4 2.7 3.4 V
VOL
VCC = MIN,
VIH = 2 V
IOL = 4 mA 0.25 0.4 0.25 0.4
V
VOL VCC = MIN, VIH = 2 V IOL = 8mA 0.35 0.5 V
IIVCC = MAX, VI = 7 V 0.1 0.1 mA
IIH VCC = MAX, VI = 2.7V 20 20 µA
IIL VCC = MAX, VI = 0.4 V −0.4 −0.4 mA
IOS§VCC = MAX −20 −100 −20 −100 mA
ICCH VCC = MAX, VI = 0 V 0.8 1.6 0.8 1.6 mA
ICCL VCC = MAX, VI = 4.5 V 2.4 4.4 2.4 4.4 mA
†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡All typical values are at VCC = 5 V, TA = 25°C.
§Not more than one output should be shorted at a time.
switching characteristics, VCC = 5 V, TA = 25°C (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
SN54LS00
SN74LS00
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
UNIT
(INPUT)
(OUTPUT)
MIN
TYP
MAX
tPLH
A or B
Y
RL = 2 kΩ,
CL = 15 pF
9 15
ns
tPHL
A or B
Y
R
L
= 2 k
Ω
,
C
L
= 15 pF
10 15
ns
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
recommended operating conditions (see Note 5)
SN54S00 SN74S00
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
VCC Supply voltage 4.5 5 5.5 4.75 5 5.25 V
VIH High-level input voltage 2 2 V
VIL Low-level input voltage 0.8 0.8 V
IOH High-level output current −1 −1 mA
IOL Low-level output current 20 20 mA
TAOperating free-air temperature −55 125 0 70 °C
NOTE 5: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS†
SN54S00 SN74S00
UNIT
PARAMETER TEST CONDITIONS
†
MIN TYP‡MAX MIN TYP‡MAX UNIT
VIK VCC = MIN, II = −18 mA −1.2 −1.2 V
VOH VCC = MIN, VIL = 0.8 V, IOH = −1 mA 2.5 3.4 2.7 3.4 V
VOL VCC = MIN, VIH = 2 V, IOL = 20 mA 0.5 0.5 V
IIVCC = MAX, VI = 5.5 V 1 1 mA
IIH VCC = MAX, VI = 2.7 V 50 50 µA
IIL VCC = MAX, VI = 0.5V −2 −2 mA
IOS§VCC = MAX −40 −100 −40 −100 mA
ICCH VCC = MAX, VI = 0 V 10 16 10 16 mA
ICCL VCC = MAX, VI = 4.5 V 20 36 20 36 mA
†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡All typical values are at VCC = 5 V, TA = 25°C.
§Not more than one output should be shorted at a time.
switching characteristics, VCC = 5 V, TA = 25°C (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
SN54S00
SN74S00
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
UNIT
(INPUT)
(OUTPUT)
MIN
TYP
MAX
tPLH
A or B
Y
RL = 280 Ω,
CL = 15 pF
3 4.5
ns
tPHL
A or B
Y
R
L
= 280
Ω
,
C
L
= 15 pF
3 5
ns
tPLH
A or B
Y
RL = 280 Ω,
CL = 50 pF
4.5
ns
tPHL
A or B
Y
R
L
= 280
Ω
,
C
L
= 50 pF
5
ns
  
  
   
SDLS025B − DECEMBER 1983 − REVISED OCTOBER 2003
7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
SERIES 54/74 DEVICES
tPHL tPLH
tPLH tPHL
LOAD CIRCUIT
FOR 3-STATE OUTPUTS
High-Level
Pulse
Low-Level
Pulse
VOLTAGE WAVEFORMS
PULSE DURATIONS
Input
Out-of-Phase
Output
(see Note D)
3 V
0 V
VOL
VOH
VOH
VOL
In-Phase
Output
(see Note D)
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VCC
RL
Test
Point
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
FOR OPEN-COLLECTOR OUTPUTS
LOAD CIRCUIT
FOR 2-STATE TOTEM-POLE OUTPUTS
(see Note B)
VCC
RL
From Output
Under Test
CL
(see Note A)
Test
Point
(see Note B
)
V
CC RL
From Output
Under Test
CL
(see Note A)
Test
Point
1 kΩ
NOTES: A. CL includes probe and jig capacitance.
B. All diodes are 1N3064 or equivalent.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL
.
E. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO ≈ 50 Ω; tr and tf ≤ 7 ns for Serie
s
54/74 devices and tr and tf ≤ 2.5 ns for Series 54S/74S devices.
F. The outputs are measured one at a time with one input transition per measurement.
S1
S2
tPHZ
tPLZ
tPZL
tPZH
3 V
3 V
0 V
0 V
th
tsu
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
Timing
Input
Data
Input
3 V
0 V
Output
Control
(low-level
enabling)
Waveform 1
(see Notes C
and D)
Waveform 2
(see Notes C
and D) ≈1.5 V
VOH − 0.5 V
VOL + 0.5 V
≈1.5 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
1.5 V 1.5 V
1.5 V 1.5 V
1.5 V
1.5 V 1.5 V
1.5 V 1.5 V
1.5 V
1.5 V
tw
1.5 V 1.5 V
1.5 V 1.5 V
1.5 V 1.5 V
VOH
VOL
Figure 1. Load Circuits and Voltage Waveforms
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2012
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
JM38510/00104BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
JM38510/00104BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
JM38510/07001BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
JM38510/07001BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
JM38510/30001B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
JM38510/30001BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
JM38510/30001BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
JM38510/30001SCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
JM38510/30001SDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
M38510/00104BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
M38510/00104BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
M38510/07001BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
M38510/07001BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
M38510/30001B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
M38510/30001BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
M38510/30001BDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
M38510/30001SCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
M38510/30001SDA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
SN5400J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SN54LS00J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SN54S00J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SN7400D ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN7400DE4 ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN7400DG4 ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN7400N ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
SN7400N3 OBSOLETE PDIP N 14 TBD Call TI Call TI
SN7400NE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2012
Addendum-Page 2
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
SN74LS00D ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DBLE OBSOLETE SSOP DB 14 TBD Call TI Call TI
SN74LS00DBR ACTIVE SSOP DB 14 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DBRE4 ACTIVE SSOP DB 14 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DBRG4 ACTIVE SSOP DB 14 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DE4 ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DG4 ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DR ACTIVE SOIC D 14 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DRE4 ACTIVE SOIC D 14 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00DRG4 ACTIVE SOIC D 14 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00J OBSOLETE CDIP J 14 TBD Call TI Call TI
SN74LS00N ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
SN74LS00NE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
SN74LS00NSR ACTIVE SO NS 14 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00NSRG4 ACTIVE SO NS 14 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00PSR ACTIVE SO PS 8 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00PSRE4 ACTIVE SO PS 8 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74LS00PSRG4 ACTIVE SO PS 8 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74S00D NRND SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2012
Addendum-Page 3
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
SN74S00DE4 NRND SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74S00DG4 NRND SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
SN74S00N NRND PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
SN74S00N3 OBSOLETE PDIP N 14 TBD Call TI Call TI
SN74S00NE4 NRND PDIP N 14 25 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
SNJ5400J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SNJ5400W ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
SNJ5400WA OBSOLETE CFP WA 14 TBD A42 N / A for Pkg Type
SNJ54LS00FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
SNJ54LS00J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SNJ54LS00W ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
SNJ54S00FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
SNJ54S00J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
SNJ54S00W ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2012
Addendum-Page 4
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN5400, SN54LS00, SN54LS00-SP, SN54S00, SN7400, SN74LS00, SN74S00 :
•Catalog: SN7400, SN74LS00, SN54LS00, SN74S00
•Military: SN5400, SN54LS00, SN54S00
•Space: SN54LS00-SP
NOTE: Qualified Version Definitions:
•Catalog - TI's standard catalog product
•Military - QML certified for Military and Defense Applications
•Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
SN74LS00DBR SSOP DB 14 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1
SN74LS00DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
SN74LS00NSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
SN74LS00PSR SO PS 8 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN74LS00DBR SSOP DB 14 2000 367.0 367.0 38.0
SN74LS00DR SOIC D 14 2500 367.0 367.0 38.0
SN74LS00NSR SO NS 14 2000 367.0 367.0 38.0
SN74LS00PSR SO PS 8 2000 367.0 367.0 38.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2