ig. Micro Linear February 1999 PRELIMINARY ML4803 8-Pin PFC and PWM Controller Combo GENERAL DESCRIPTION The ML48038 is a space-saving controller for power factor corrected, switched mode power supplies that offers very low start-up and operating currents. Power Factor Correction (PFC) offers the use of smaller, lower cost bulk capacitors, reduces power line loading and stress on the switching FETs, and results in a power supply fully compliant to IEC 1000-3-2 specifications. The ML4803 includes circuits for the implementation of a leading edge, average current boost type PFC and a trailing edge, PWM. The ML4803-1s PFC and PWM operate at the same frequency, 67kHz. The PFC frequency of the ML4803-2 is automatically set at half that of the 184kKHz PWM. This higher frequency allows the user to design with smaller PWM components while maintaining the optimum operating frequency for the PFC. An overvoltage comparator shuts down the PFC section in the event of a sudden decrease in load. The PFC section also includes peak current limiting for enhanced system reliability. FEATURES m Internally synchronized PFC and PWM in one 8-pin IC m Patented one-pin voltage error amplifier with advanced input current shaping technique m Peak or average current, continuous boost, leading edge PFC (Input Current Shaping Technology) m High efficiency trailing-edge current mode PWM m Low supply currents; start-up: 150A typ., operating: 2mA typ. gm Synchronized leading and trailing edge modulation m Reduces ripple current in the storage capacitor between the PFC and PWM sections m Overvoltage, UVLO, and brownout protection m PFC VccOVP with PFC Soft Start BLOCK DIAGRAM Ke | LH R1 VREF GND + "ih PEC PFC OUT CONTROL ,}_ LOGIC LEADING EDGE PFC TRAILING a 2 a ' ' ' + * > COMP : SOFT START EDGE PWM I PFC ILIMIT 5 i 1V L ! ~ Vcc HH PFC/PWM uvio} : ' I VREF OSCILLATOR ! 5 PFC - 67kHz DUTY CYCLE I 26k 3 PWM - 134kHz [F- LIMIT PWM COMPARATOR PWM PWM OUT CONTROL fe] LOGIC a = cro Linear 1ML4803 ie Micro Linear PIN CONFIGURATION ML4803 8-Pin PDIP (P08) 8-Pin SOIC (S08) PFC OUT 1 8 PWM OUT GND 2 7 Vcc ISENSE 3 6 LIMIT VEAO Voc TOP VIEW PIN DESCRIPTION PIN NAME FUNCTION PIN NAME FUNCTION 1 PFC OUT PFCdriver output 5 Vpbc PWM voltage feedback input 2 GND Ground 6 ILIMIT PWM current limit comparator input 3 ISENSE Current sense input to the PFC current 7 Veco Positive supply (may require an limit comparator external shunt regulator) 4 VEAO PFC one-pin error amplifier input 8 PWMOUT PWMdriver output 2 February 19992. . . 4g Micro Linear ML4803 ABSOLUTE MAXIMUM RATINGS Absolute maximum ratings are those values beyond which Junction Temperature ................::::ccceecseecereeeeeeeeeeeees 150 the device could be permanently damaged. Absolute Storage Temperature Range ..............:.5 -65C to 150C maximum ratings are stress ratings only and functional Lead Temperature (Soldering, 10 sec) ..............08 260C device operation is not implied. Thermal Resistance ( ya) Plastic DIP .0.......cecceccecceeessteeeeeeeeessteeeeeeeeenaas 110C/W loc Current (AVErage) ........eeecceeeecceeeeeeeeeeteeeeteeeeesees 40mA Plastic SOIC 2.0... .cecececcecceeeeeeceessteeeeeteeeeeseees 160C/W View MAX oc cececccccccceeeccteeeeeceeeeeeeescssetseeeesssesessaeeeess 18.3V ISENSE VOItAQE ........ eee e eee ee cece eee teeeeeettetetteteeaeeees -5V to 1V Voltage on Any Other Pin ...... GND - 0.3V to Voc + 0.3V OPERATING CONDITIONS Peak PFC OUT Current, Source or Sink .............. cee 1A Peak PWM OUT Current, Source or Sink .............00... 1A Temperature Range PFC OUT, PWM OUT Energy Per Cycle ................. 1.5uJ ML4803CX-X ooo. ccceccecceecsteeeeeesesteeeeeeeess 0% to 70C ML4AB803 IX-X 0... ccceecceeeeeeecssteeeeeesensaees -40C to 85C ELECTRICAL CHARACTERISTICS Unless otherwise specified, Vcc = 15V, Ta = Operating Temperature Range (Note 1) SYMBOL PARAMETER CONDITIONS MIN TYP MAX | UNITS ONE-PIN ERROR AMPLIFIER VEAO Output Current Ta = 25C, VEao = 6V 33.5 35.0 36.5 HA Line Regulation 10V < Voc < 15V, Vegan = 6V 0.1 0.3 HA Vcc OVP COMPARATOR Threshold Voltage Ta = 0C to 70C | 155 | 160 | 165 | v PFC luimir COMPARATOR Threshold Voltage -0.9 -1 -1.15 Vv Delay to Output 150 300 ns DC ILimit COMPARATOR Threshold Voltage 1.4 1.5 1.6 Vv Delay to Output 150 300 ns OSCILLATOR Initial Accuracy Ta = 25 62 67 74 kHz Voltage Stability 10V < Voc < 15V 1 % Temperature Stability 2 % Total Variation Over Line and Temp 60 67 74.5 kHz Dead Time PFC Only 0.3 0.45 0.65 HS PFC Minimum Duty Cycle Veao > 7.0V,Isense = -0.2V 0 % Maximum Duty Cycle VeEao < 4.0V,IseNseE = OV 90 95 % Output Low Impedance 8 15 Output Low Voltage lout = -100mMA 0.8 1.5 V lout =10mA, Voc = 8V 0.7 1.5 Vv February 1999 3ML4803 ie Micro Linear ELECTRICAL CHARACTERISTICS (Continued) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS PFC (Continued) Output High Impedance 8 15 Output High Voltage lout = 100mA, Vcc = 15V 13.5 14.2 V Rise/Fall Time C_ = 1000pF 50 ns PWM Duty Cycle Range TA = 0C to 70C, ML4803-2 0-43 0-47 0-50 % TA = 0C to 70C, ML4803-1 0-49.5 0-50 % Output Low Impedance 8 15 Output Low Voltage lout = -100mA 0.8 1.5 V lout =10mA, Voc = 8V 0.7 1.5 Output High Impedance 8 15 Output High Voltage lout = 100mA, Vcc = 15V 13.5 14.2 Vv Rise/Fall Time C_ = 1000pF 50 ns SUPPLY Voc Clamp Voltage (Vccz) lec = 10MA 16.7 17.5 18.3 Vv Start-up Current Vec=11V,C_=0 0.2 0.4 mA Operating Current Voc = 15V, CL = 0 2.5 4 mA Undervoltage Lockout Threshold 11.5 12 12.5 Vv Undervoltage Lockout Hysteresis 2.4 2.9 3.4 Vv Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions. February 19992. he FUNCTIONAL DESCRIPTION Micro Linear The ML4803 consists of an average current mode boost Power Factor Corrector (PFC) front end followed by a synchronized Pulse Width Modulation (PWM) controller. It is distinguished from earlier combo controllers by its low pin count, innovative input current shaping technique, and very low start-up and operating currents. The PWM section is dedicated to peak current mode operation. It uses conventional trailing-edge modulation, while the PFC uses leading-edge modulation. This patented Leading Edge/ Trailing Edge (LETE) modulation technique helps to minimize ripple current in the PFC DC buss capacitor. The ML4803 is offered in two versions. The ML4803-1 operates both PFC and PWM sections at 67kHz, while the ML4803-2 operates the PWM section at twice the frequency (134kHz) of the PFC. This allows the use of smaller PWM magnetics and output filter components, while minimizing switching losses in the PFC stage. In addition to power factor correction, several protection features have been built into the ML4803. These include soft start, redundant PFC over-voltage protection, peak current limiting, duty cycle limit, and under voltage lockout (UVLO). See Figure 12 for a typical application. DETAILED PIN DESCRIPTIONS VEAO This pin provides the feedback path which forces the PFC output to regulate at the programmed value. It connects to programming resistors tied to the PFC output voltage and is shunted by the feedback compensation network. ISENSE This pin ties to a resistor or current sense transformer which senses the PFC input current. This signal should be negative with respect to the IC ground. It internally feeds the pulse-by-pulse current limit comparator and the current sense feedback signal. The IL jit trip level is 1 V. The Igense feedback is internally multiplied by a gain of four and compared against the internal programmed ramp to set the PFC duty cycle. The intersection of the boost inductor current downslope with the internal programming ramp determines the boost off-time. Voc This pin is typically tied to the feedback opto-collector. It is tied to the internal 5V reference through a 26k _ resistor and to GND through a 40k _ resistor. TLuimit This pin is tied to the primary side PWM current sense resistor or transformer. It provides the internal pulse-by pulse-current limit for the PWM stage (which occurs at 1.5V) and the peak current mode feedback path for the current mode control of the PWM stage. The current ramp ML4803 is offset internally by 1.2V and then compared against the opto feedback voltage to set the PWM duly cycle. PFC OUT and PWM OUT PFC OUT and PWM OUT are the high-current power drivers capable of directly driving the gate of a power MOSFET with peak currents up to +1A. Both outputs are actively held low when Vcc is below the UVLO threshold level. Vcc Vcc is the power input connection to the IC. The Vcc start- up current is 150A . The no-load Icc current is 2MA. Voc quiescent current will include both the IC biasing currents and the PFC and PWM output currents. Given the operating frequency and the MOSFET gate charge (Qg), average PFC and PWM output currents can be calculated as lout = Qg x F. The average magnetizing current required for any gate drive transformers must also be included. The Vcc pin is also assumed to be proportional to the PFC output voltage. Internally it is tied to the VecOVP comparator (16.2V) providing redundant high- speed over-voltage protection (OVP) of the PFC stage. Vcc also ties internally to the UVLO circuitry, enabling the IC at 12V and disabling it at 9.1V. Veco must be bypassed with a high quality ceramic bypass capacitor placed as close as possible to the IC. Good bypassing is critical to the proper operation of the ML4803. Vcc is typically produced by an additional winding off the boost inductor or PFC Choke, providing a voltage that is proportional to the PFC output voltage. Since the VecOVP max voltage is 16.2V, an internal shunt limits Vec overvoltage to an acceptable value. An external clamp, such as shown in Figure 1, is desirable but not necessary. Vec is internally clamped to 16.7V minimum, 18.3V maximum. This limits the maximum Vc that can be applied to the IC while allowing a Vcc which is high 1N4148 1N4148 1N5246B GND Figure 1. Optional Vcc Clamp February 1999ML4803 ie Micro Linear FUNCTIONAL DESCRIPTION (Continued) enough to trip the VecOVP. The max current through this zener is 10mA. External series resistance is required in order to limit the current through this Zener in the case where the Vcc voltage exceeds the zener clamp level. GND GND is the return point for all circuits associated with this part. Note: a high-quality, low impedance ground is critical to the proper operation of the IC. High frequency grounding techniques should be used. POWER FACTOR CORRECTION Power factor correction makes a nonlinear load look like a resistive load to the AC line. For a resistor, the current drawn from the line is in phase with, and proportional to, the line voltage. This is defined as a unity power factor is (one). A common class of nonlinear load is the input of a most power supplies, which use a bridge rectifier and capacitive input filter fed from the line. Peak-charging effect, which occurs on the input filter capacitor in such a supply, causes brief high-amplitude pulses of current to flow from the power line, rather than a sinusoidal current in phase with the line voltage. Such a supply presents a power factor to the line of less than one (another way to state this is that it causes significant current harmonics to appear at its input). If the input current drawn by such a supply (or any other nonlinear load) can be made to follow the input voltage in instantaneous amplitude, it will appear resistive to the AC line and a unity power factor will be achieved. To hold the input current draw of a device drawing power from the AC line in phase with, and proportional to, the input voltage, a way must be found to prevent that device from loading the line except in proportion to the instantaneous line voltage. The PFC section of the ML4803 uses a boost-mode DC-DC converter to accomplish this. The input to the converter is the full wave rectified AC line voltage. No filtering is applied following the bridge rectifier, so the input voltage to the boost converter ranges, at twice line frequency, from zero volts to the peak value of the AC input and back to zero. By forcing the boost converter to meet two simultaneous conditions, it is possible to ensure that the current that the converter draws from the power line matches the instantaneous line voltage. One of these conditions is that the output voltage of the boost converter must be set higher than the peak value of the line voltage. A commonly used value is 385VDC, to allow for a high line of 270VACrwms. The other condition is that the current that the converter is allowed to draw from the line at any given instant must be proportional to the line voltage. Since the boost converter topology in the ML4803 PFC is of the current-averaging type, no slope compensation is required. LEADING/TRAILING MODULATION Conventional Pulse Width Modulation (PWM) techniques employ trailing edge modulation in which the switch will turn ON right after the trailing edge of the system clock. The error amplifier output voltage is then compared with the modulating ramp. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned OFF. When the switch is ON, the inductor sil 3 QO = z REF nn U3 DEE RAMP. >> osc ul CLK Vo zl U4 CLK << RAMP A VEAO | ! ! ! ! | | j TIME | vwt} | || Al I I I I I I I I I I I TIME Figure 2. Typical Trailing Edge Control Scheme. February 1999ia, ve Micro Linear ML4803 LEADING/TRAILING MODULATION (Continued) current will ramp up. The effective duty cycle of the trailing edge modulation is determined during the ON time of the switch. Figure 2 shows a typical trailing edge control scheme. In the case of leading edge modulation, the switch is turned OFF right at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned ON. The effective duty-cycle of the leading edge modulation is determined during the OFF time of the switch. Figure 3 shows a leading edge control scheme. One of the advantages of this control technique is that it requires only one system clock. Switch 1 (SW1) turns OFF and Switch 2 (SW2) turns ON at the same instant to minimize the momentary no-load period, thus lowering ripple voltage generated by the switching action. With such synchronized switching, the ripple voltage of the first stage is reduced. Calculation and evaluation have shown that the 120Hz component of the PFCs output ripple voltage can be reduced by as much as 30% using this method, substantially reducing dissipation in the high- voltage PFC capacitor. programming resistor. The nominal voltage at the VEAO pin is 5V. The VEAO voltage range is 4 to 6V. Fora 11.3M __ resistor chain to the boost output voltage and 5V steady state at the VEAO, the boost output voltage would be 400V. PROGRAMMING RESISTOR VALUE Equation 1 calculates the required programming resistor value. bam SSUA PFC VOLTAGE LOOP COMPENSATION Ro =113MQ. (1) The voltage-loop bandwidth must be set to less than 120Hz to limit the amount of line current harmonic distortion. A typical crossover frequency is 30Hz. Equation 1, for simplicity, assumes that the pole capacitor dominates the error amplifier gain at the loop unity-gain frequency. Equation 2 places a pole at the crossover frequency, providing 45 degrees of phase margin. Equation 3 places a zero one decade prior to the pole. Bode plots showing the overall gain and phase are shown in Figures 5 and 6. Figure 4 displays a simplified model of the voltage loop. TYPICAL APPLICATIONS Cooup = Pin 5 Re X Vgoost X AVEAO x Court x 2xaxt? ( ) ONE PIN ERROR AMP 300W The ML4803 utilizes a one pin voltage error amplifier in COMP 413M 400V O5V 220 F 2 30Hz * the PFC section (VEAO). The error amplifier is in reality a current sink which forces 35yA through the output C 416nF COMP n 1 SW2 12 13 >> > It Pw rr = VIN De swt RL + cy RAMP A VEAO ~U3 REF wo DEF TIME | > CMP a vswt | | | | ramp [>>dr_ ye Osc ul -D v2 1 CLK \ Ob- U4 CLK | TIME Figure 3. Typical Leading Edge Control Scheme. February 1999 7ML4803 TYPICAL APPLICATIONS (Continued) 1 R COMP 2 f Coomp (3) R tg gq COMP 628 30Hz 16nF { 2 10 Roomp 1 CreRo 016 F 6.28 Hz 330k INTERNAL VOLTAGE RAMP The internal ramp current source is programmed by way of the VEAO pin voltage. Figure 7 displays the internal ramp current vs. the VEAO voltage. This current source is used ie Micro Linear to develop the internal ramp by charging the internal 30pF +12/-10% capacitor. See Figures 10 and 11. The frequency of the internal programming ramp is set internally to 67kKHz. PFC CURRENT SENSE FILTERING In DCM, the input current wave shaping technique used by the ML4803 could cause the input current to run away. In order for this technique to be able to operate properly under DCM, the programming ramp must meet the boost inductor current down-slope at zero amps. Assuming the programming ramp is zero under light load, the OFF-time will be terminated once the inductor current reaches zero. Subsequently the PFC gate drive is initiated, eliminating the necessary dead time needed for the DCM mode. This forces the output to run away until the Vcc OVP shuts down the PFC. This situation is corrected by adding an 60 6 Tim 1 Tt ~L NY = Power Stage sd bee === Overall Gain 40 iN wine = = = Compensationy . Network Gai . NJ etwork Gain N S, NJ % Vo 20 r ris s s MN z= KS PI < Zz 0 q 11.3M0 S *. NW 2 S I a! 4 ML4803 lout VEAO ML4803 I rh + soap -20 . he t Tt 2 6672 & . 220pF 4 S 330kQ IVEAO hh male re AVEAO + < ("| P 1) 35HA -40 . 15nF 4st TS eee r rl o-t5ye | -60 0.1 1 10 100 1000 POWER COMPENSATION STAGE FREQUENCY (Hz) Figure 4. Voltage Control Loop Figure 5. Voltage Loop Gain 0 not ~ = Power Stage NY === Overall FF @ 55C NY = = = Compensation N afl "4.1 | | Network TYP @ 50 . NS 4 P q Mw N j P| TYP 1 lel, -* NN . N pelt *, > TYP @15 c r z 2% 100 S e = : . 2 = ea] a fl aA S \ = 8 IS jv 150 a ~ ak 200 0.1 1 10 100 1000 0 1 2 3 4 5 6 7 FREQUENCY (Hz) Veao (V) Figure 6. Voltage Loop Phase Figure 7. Internal Ramp Current vs. Veao 8 February 19992. he TYPICAL APPLICATIONS (Continued) Micro Linear offset voltage to the current sense signal, which forces the duty cycle to zero at light loads. This offset prevents the PFC from operating in the DCM and forces pulse-skipping from CCM to no-duty, avoiding DMC operation. External filtering to the current sense signal helps to smooth out the sense signal, expanding the operating range slightly into the DCM range, but this should be done carefully, as this filtering also reduces the bandwidth of the signal feeding the pulse-by-pulse current limit signal. Figure 9 displays a typical circuit for adding offset to Igense at light loads. PFC Start-Up and Soft Start During steady state operation VEAO draws 35wyA. At start- up the internal current mirror which sinks this current is defeated until Vcc reaches 12V. This forces the PFC error voltage to Vcc at the time that the IC is enabled. With leading edge modulation Vcc on the VEAO pin forces zero duty on the PFC output. When selecting external compensation components and Vcc supply circuits VEAO must not be prevented from reaching 6V prior to Voc reaching 12V in the turn-on sequence. This will guarantee that the PFC stage will enter soft-start. Once Vcc reaches 12V the 35uA VEAO current sink is enabled. VEAO compensation components are then discharged by way of the 35yA current sink until the steady state operating point is reached. See Figure 8. PFC SOFT RECOVERY FOLLOWING Vcc OVP The ML4803 assumes that Vcc is generated from a source that is proportional to the PFC output voltage. Once that source reaches 16.2V the internal current sink tied to the VEAO pin is disabled just as in the soft start turn-on sequence. Once disabled, the VEAO pin charges HIGH by way of the external components until the PFC duty cycle goes to zero, disabling the PFC. The Vcc OVP resets once the VCC discharges below 16.2V, enabling the ML4803 VEAO current sink and discharging the VEAO compensation components until the steady state operating point is reached. It should be noted that, as shown in Figure 8, once the VEAO pin exceeds 6.5V, the internal ramp is defeated. Because of this, an external Zener can be installed to reduce the maximum voltage to which the VEAO pin may rise in a shutdown condition. Clamping the VEAO pin externally to 7.4V will reduce the time required for the VEAO pin to recover to its steady state value. UVLO Once Vcc reaches 12V both the PFC and PWM are enabled. The UVLO threshold is 9.1V providing 2.9V of hysteresis. GENERATING Vcc An internal clamp limits overvoltage to Vcc. This clamp circuit ensures that the Vcc OVP circuitry of the ML4803 will function properly over tolerance and temperature while protecting the part from voltage transients. This circuit allows the ML4803 to deliver 15V nominal gate drive at PWM OUT and PFC OUT, sufficient to drive low- cost IGBTs. It is important to limit the current through the Zener to avoid overheating or destroying it. This can be done with a single resistor in series with the Vcc pin, returned to a bias supply of typically 14V to 18V. The resistor value must be chosen to meet the operating current requirement of the ML4803 itself (4.0mA max) plus the current required by the two gate driver outputs. Vcc OVP Vcc is assumed to be a voltage proportional to the PFC output voltage, typically a bootstrap winding off the boost Vcc 10V/div. C23 R29 R28 R4 0 0.01 pF 20ka 20kQ 1ka L . AAA e AAA AAA, I id VV VVV VVV VEAO 10V/div, PEC GATE R19 cae, fove [ita | i if s > 0.0150 VOUT 10V/div. s ISENSE eo ow , cs 0.0082pF VBOOST 200V/div. O > . IT voc RT 0 200ms/Div. Figure 8. PFC Soft Start Figure 9. Isense Offset for Light Load Conditions February 1999 9ML4803 ie Micro Linear TYPICAL APPLICATIONS (Continued) inductor. The Veg OVP comparator senses when this voltage exceeds 16V, and terminates the PFC output drive while disabling the VEAO current sink. Once the VEAO current sink is disabled, the VEAO voltage will charge unabated, except for a diode clamp to Vcc, reducing the PFC pulse width. Once the Vcc rail has decreased to below 16.2V the VEAO sink will be enabled, discharging external VEAO compensation components until the steady state voltage is reached. Given that 15V on Vcc corresponds to 400V on the PFC output, 16V on Vcc corresponds to an OVP level of 426V. COMPONENT REDUCTION Components associated with the Vays and IRs pins of a typical PFC controller such as the ML4824 have been eliminated. The PFC power limit and bandwidth does vary with line voltage. Double the power can be delivered from a 220 V AC line versus a 110 V AC line. Since this is a combination PFC/PWM, the power to the load is limited by the PWM stage. we eee eee we edeeee qeeeee deen eee Figure 10. Typical Peak Current Mode Waveforms I I I I VOUT = 400V I ' ! SRP Vv ' VEAO at GATE i 1 a . OUTPUT | COMP ! > I C1 - ' 1 == 30pF 1 RCOMP |ccome ! (1) 35pA | sv ! I < CZERO I > ! I ! ! I I : . 1 I I I I I I I ISENSE > I Ey . I VI SENSE I I Figure 11. ML4803 PFC Control 10 February 1999Micro Linear ML4803 102T L c19 TH1 ao CRI 8A, 600V . 4.7nF Pw. ; 250VAC 100 1000pH LINE F154 250V | SA oO OVO ; Q3 c4 jt-1 Rt R24 L 0.47pF BRI AW, hs 470kaS 250VAC 0.5W > = 600V 360, HH NEUTRAL 2 cis Oo L3 na cr 0.01pF y1-2 C20 rns 4 = 220pF ue 4.7nF 360. 450V 250VAC R22 < I s Bcek a kos AY AAA 0.5W VV R3 0.150. 3W | Q4 CR7 R8 360. CR18 51V AAA. VVv R30 2000. CR3 24 R23 C184.7nF R36 2200 C25 T ] 3 R38 220. S100 q L oorpe C29 0.01pF 12V 10 11 . . . PI O % CR2 CR2 j2-1 c3 L R27 30A 30A, 60V hee R14 +c7 S20ka 60V vF $1500 0.1pF 2w R13 v 3w 2200pF 5.62MO 12VRET 4 102. & R26 yu > 20k. < C26 C23 3w CRs 0.01pF ooTHF R29 20ka fh | 500V if ? AW Cl1 L2 1000pF | = CRI6 R19 C22 * > 1pF B 4T IN4148 S10ka # of C21 $100 CR15 R6 1.2k2. T 1pF AAA VVv boriz 4 R28 Ayr < < * $5.62ma 3792 ML4803 CR10 Q3 R9 T 1 8 R5 360, | 1.5kQ. PFC PWM WA i 2 7 H U3 |, <= R37 - GND v 2 R4 Tho. el, R11 1500. Z > 3300. C17 Ls AWW ISeNSE LIMIT AW 2 otHF Z5.c010 cR12 4 5 R32 1000 2 29.09 ' VEAO iY; AM 2c . C13 1nF | R25 =cs C10 ] R10 JI 90kQ. 8.2nF p 2.2nF 0.750, " = cR9 < 7.0V = c15 C28 R21) 3W | epg R17 3.3k2 crit 1 0ko. ! 4 0.015pF Ce pF o7 = s R20 3 8 1pF > 5100. 1 C12 O.1pF | R18 1kO. "[0.15pF 0.01pF ule AAA, - ? gs R16 237k. Figure 12. Typical Application Circuit. Universal Input 240W 12V DC Output February 1999 14ML4803 i. Micro Linear PHYSICAL DIMENSIONS inches (millimeters) Package: P08 8-Pin PDIP <_ 0-365 - 0.385 _ (9.27 - 9.77) 0.055 - 0.065 (1.39 - 1.65) 0.240 - 0.260 0,299 - 0.335 (6.09 - 6.60) (7.59 - 8.50) at D) PIN 1 ID _0,020 MIN_ _ EI (0.51 MIN) _ (4 PLACES) 0.100 BSC (2.54 BSC) 0.015 MIN 38 MIN) 0.170 MAX (4.32 MAX) = |< Foie! S20 oe 6- ia 020 3 0,008 - 0.012 0.125 MIN. (9.40-0.51) 0-15 (0.20 - 0.31) (3-18 MIN) SEATING PLANE Package: S08 8-Pin SOIC 0.189 - 0,199 | eed 4.80 - 5.06) HAAS 0.148 - 0.158 0.228 - 0.244 7 INTIPN G76-4.01) 6.79- 6.20) mn < 0.017 - 0.027 | |. =: 0,050 BSC (0.43 - 0.69) (1.27 BSC) (4 PLACES) 0.059 - 0,069 (1.49 - 1.75) or - 8 f Mo be a} Le 0.055 - 0,061 O3G- 051) 0.004 - 0,010 oaa-0Bs) 0.006 - 0.010 (1.40 - 1.55) * (0.10 - 0.26) we (0.15 - 0.26) SEATING PLANE 12 February 1999i, Micro Linear ORDERING INFORMATION ML4803 PART NUMBER PFC/PWM FREQUENCY | TEMPERATURE RANGE PACKAGE ML4803CP-1 67kHz / 67kKHz 0C to 70C 8-Pin PDIP (P08) ML4803CS-1 67kHz / 67KHz 0C to 70C 8-Pin SOIC (S08) ML4803 IP-1 67kHz / 67kKHz -40C to 85C 8-Pin PDIP (P08) ML4803IS-1 67kHz / 67kKHz -40C to 85C 8-Pin SOIC (S08) ML4803CP-2 67kHz / 134kHz 0C to 70C 8-Pin PDIP (P08) ML4803CS-2 67kHz / 134kHz 0C to 70C 8-Pin SOIC (S08) ML4803IP-2 67kHz / 134kHz -40C to 85C 8-Pin PDIP (P08) ML4803IS-2 67kHz / 134kHz -40C to 85C 8-Pin SOIC (S08) Micro Linear Corporation 2092 Concourse Drive San Jose, CA 95131 Tel: (408) 483-5200 Fax: (408) 432-0295 www. microlinear.com Micro Linear 1999. Micro Linear is a registered trademark of Micro Linear Corporation. All other trademarks are the property of their respective owners. Products described herein may be covered by one or more of the following U.S. patents: 4,897,611; 4,964,026; 5,027,116; 5,281 ,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; 5,652,479; 5,661 427; 5,663,874; 5,672,959: 5,689,167; 5,714,897; 5,717,798; 5,742,151; 5,747,977; 5,754,012; 5,757,174; 5,767,653; 5,777,514; 5,793,168; 5,798,635; 5,804,950; 5,808,455; 5,811,999; 5,818,207; 5,818,669; 5,825, 165; 5,825,223; 5,838, 723; 5.844378; 5,844,941. Japan: 2,598,946; 2,619,299: 2,704,176; 2,821,714. Other patents are pending. Micro Linear makes no representations or warranties with respect to the accuracy, utility, or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, express or implied, by estoppel or otherwise, to any patents or other intellectual property rights is granted by this document. The circuits contained in this document are offered as possible applications only. Particular uses or applications may invalidate some of the specifications and/or product descriptions contained herein. The customer is urged to perform its own engineering review before deciding on a particular application. Micro Linear assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Micro Linear products including liability or warranties relating to merchantability, fitness for a particular purpose, or infringement of any intellectual property right. Micro Linear products are not designed for use in medical, life saving, or life sustaining applications. DS4803-01 February 1999 13