DS21602 - Dallas Semiconductor

1 of 16 092801

FEATURES

§Direct drop-in replacement for LXP600ASE,

LXP602SE, and LXP604SE

§Converts E-carrier clock rates to T-carrier

clock rates

§Converts T-carrier clock rates to E-carrier

clock rates

§Low jitter output

§Multiple output clocks synchronized to input

clock

§8kHz frequency-locked output for all modes

of operation

§No external components required

§16-pin SOIC and 8-pin DIP

ORDERING INFORMATION

DS21600SN 16-Pin SOIC (-40°C to +85°C)

DS21600N 8-Pin DIP (-40°C to +85°C)

DS21602SN 16-Pin SOIC (-40°C to +85°C)

DS21602N 8-Pin DIP (-40°C to +85°C)

DS21604SN 16-Pin SOIC (-40°C to +85°C)

DS21604N 8-Pin DIP (-40°C to +85°C)

FREQUENCY CONVERSIONS (MHz)

CLKIN CLKOUT1 CLKOUT2

DS21600 1.544

2.048

1.544

6.144

6.176

DS21602 1.544

2.048

1.544

8.192

6.176

DS21604 1.544

4.096

1.544

8.192

6.176

DESCRIPTION

The DS21600, DS21602, and DS21604 are multi-rate clock adapters that convert between E-carrier and

T-carrier clocks rates. These devices are available in 16-pin SOIC and are rated for industrial

temperatures. A T1 or E1 clock output is available, CLKOUT1, along with a higher multiple rate,

CLKOUT2. CLKOUT1 and CLKOUT2 are frequency-locked to the clock input, CLKIN. The clock

outputs, along with frame-sync output, can be phase-aligned to a frame-sync input. The devices are fully

compatible to the LXP600A, LXP602, and LXP604 and operate from a single 5V supply. All operation

modes include a standard 8kHz output.

DALLAS

DS2160x

DS21600/2/4

Clock Rate Adapte

www.maxim-ic.com

DS21600/2/4

2 of 16

TABLE OF CONTENTS

FUNCTIONAL DESCRIPTION......................................................................................4

PIN FUNCTION DESCRIPTION..............................................................................................5

OPERATION .....................................................................................................................7

MODE SELECT ...................................................................................................................7

FRAME SYNC INPUT...........................................................................................................7

OUTPUT JITTER .............................................................................................................7

JITTER TRANSFER ..............................................................................................................8

OPERATING PARAMETERS ........................................................................................9

AC TIMING......................................................................................................................10

PACKAGE SPECIFICATIONS.....................................................................................14

REVISION HISTORY………………………………………………………………….16

DS21600/2/4

3 of 16

LIST OF TABLES

Table 1 PIN DESCRIPTION SORTED BY PIN NUMBER.............................................. 6

Table 2 PIN NAME CROSS REFERENCE TO LXP60x.................................................. 6

Table 3 FREQUENCY CONVERSIONS (MHz)............................................................... 7

Table 4 OUTPUT JITTER SPECIFICATIONS ................................................................. 7

LIST OF FIGURES

Figure 1 DS2160x BLOCK DIAGRAM .................................................. …..………….4

Figure 2-1 NOMINAL JITTER TRANSFER for 2.048MHz to 1.544MHz CONVERSION8

Figure 2-2 NOMINAL JITTER TRANSFER for 1.544MHz to 2.048MHz CONVERSION8

Figure 3-1 DS21600 and DS21602 HIGH to LOW FREQUENCY CONVERSION FRAME SYNC

ALIGNMENT ............................................................................................................ 11

Figure 3-2 DS21604 HIGH to LOW FREQUENCY CONVERSION FRAME SYNC ALIGNMENT

.................................................................................................................................... 11

Figure 3-3 DS21600 LOW to HIGH FREQUENCY CONVERSION FRAME SYNC ALIGNMENT

.................................................................................................................................... 12

Figure 3-4 DS21602 LOW to HIGH FREQUENCY CONVERSION FRAME SYNC ALIGNMENT

.................................................................................................................................... 12

Figure 3-5 DS21604 LOW to HIGH FREQUENCY CONVERSION FRAME SYNC ALIGNMENT

.................................................................................................................................... 13

Figure 4 PACKAGE OUTLINE SOIC 16-PIN 0.300" BODY ..................................... 14

Figure 5 PACKAGE OUTLINE 8-PIN DIP (300-MIL)................................................ 15

DS21600/2/4

4 of 16

FUNCTIONAL DESCRIPTION

A clock input at CLKIN is converted to an alternate clock rate available on CLKOUT1. A higher

multiple rate clock also is available on CLKOUT2. Additionally, an 8kHz clock locked to CLKIN is

always available at the SYNCOUT pin. The SEL pin controlls clock rate conversion selection.

DS2160x BLOCK DIAGRAM Figure 1

ANALOG

PLL

OUTPUT

DIVIDER

FRAME SYNC

GENERATOR

CLKIN

SEL

SYNCIN

CLKOUT2

CLKOUT1

SYNCOUT

FEEDBACK

CIRCUIT

DS21600/2/4

5 of 16

PIN FUNCTION DESCRIPTION

Signal Name: CLKIN

Signal Description: Clock Input

Signal Type: Input

Reference Clock Input. CLKOUT1 and CLKOUT2 will be referenced to this clock.

Signal Name: CLKOUT1

Signal Description: Clock Output 1

Signal Type: Output

T1 or E1 carrier clock output referenced to CLKIN.

Signal Name: CLKOUT2

Signal Description: Clock Output 2

Signal Type: Output

T1 or E1 carrier clock output referenced to CLKIN.

Signal Name: SEL

Signal Description: Clock Mode Select

Signal Type: Input

Conversion mode select

Signal Name: SYNCIN

Signal Description: Synchronization Input

Signal Type: Input

Used to synchronize the clock outputs and SYNCOUT to CLKIN and SYNCIN.

Signal Name: SYNCOUT

Signal Description: Synchronization Output

Signal Type: Output

An 8kHz output that can be synchronized to the clock outputs.

Signal Name: VDD

Signal Description: Positive Supply

Signal Type: Supply

5.00V ±5%

Signal Name: VSS

Signal Description: Signal Ground

Signal Type: Supply

Ground

DS21600/2/4

6 of 16

PIN DESCRIPTION SORTED BY PIN NUMBER Table 1

PIN #

16-PIN SOIC

PIN #

8-PIN DIP

PIN NAME TYPE DESCRIPTION

1 - N/C - NO CONNECT

2 1 SYNCOUT O Synchronization Pulse Output

3 - N/C - NO CONNECT

4 2 CLKOUT2 O Clock 2 Output

5 3 CLKIN I Clock Input

6 - N/C - NO CONNECT

7 4 CLKOUT1 O Clock 1 Output

8 - N/C - NO CONNECT

95V

SS - Ground

10 - N/C - NO CONNECT

11 - N/C - NO CONNECT

12 6 SEL I Clock Mode Select

13 - N/C - NO CONNECT

14 7 SYNCIN I Synchronization Pulse Input

15 - N/C - NO CONNECT

16 8 VDD - Positive Supply

PIN NAME CROSS-REFERENCE TO LXP60x Table 2

DS21600

DS21602

DS21604

LXP600A

LXP602

LXP604

DESCRIPTION

SYNCOUT FSO Synchronization Pulse Output

CLKOUT2 HFO Clock 2 Output

CLKIN CLKI Clock Input

CLKOUT1 CLKO Clock 1 Output

VSS GND Ground

SEL SEL Clock Mode Select

SYNCIN FSI Synchronization Pulse Input

N/C N/C NO CONNECT

VDD VCC Positive Supply

DS21600/2/4

7 of 16

OPERATION

Mode Select

The SEL pin is used to select the operating frequencies. Table 3 shows the SEL state for the various

operating modes of the DS21600, DS21602, and DS21604.

FREQUENCY CONVERSIONS (MHz) Table 3

SEL CLKIN CLKOUT1 CLKOUT2

DS21600 0

1.544

2.048

1.544

6.144

6.176

DS21602 0

1.544

2.048

1.544

8.192

6.176

DS21604 0

1.544

4.096

1.544

8.192

6.176

Frame Sync Input

In all cases, CLKOUT1 and CLKOUT2 are frequency-locked to CLKIN. CLKOUT1, CLKOUT2, and

SYNCOUT are phased-locked to SYNCIN when SYNCIN is asserted. It will take a maximum of 100ms

for this alignment to occur after the first instance of SYNCIN.

SYNCIN should be tied low when not used.

OUTPUT JITTER

The output jitter specifications are shown in Table 4 for 2.048MHz (or 4.096MHz) to 1.544MHz

conversions (SEL = 1) and 1.544MHz to 2.048MHz (or 4.096MHz) conversions (SEL = 0).

OUTPUT JITTER SPECIFICATIONS Table 4

CLKIN CLKOUT1 FREQUENCY

BAND

SPECIFICATION SPEC.

VALUE

TYPICAL MAX UNITS

20Hz to 100kHz G.823 1.500 0.012 0.035 UI pp1.544MHz 2.048MHz

18kHz to 100kHz G.823 0.200 0.008 0.025 UI pp

No bandlimiting TR62411 0.050 0.002 0.020 UI pp

10Hz to 40kHz TR62411 0.025 0.001 0.010 UI pp

2.048MHz

4.096MHz

1.544MHz

8kHz to 40kHz TR62411 0.025 0.001 0.012 UI pp

DS21600/2/4

8 of 16

Jitter Transfer

Jitter transfer for 2.048MHz to 1.544MHz conversion and vice versa are shown in Figure 2-1 and Figure

2-2.

NOMINAL JITTER TRANSFER FOR 2.048MHz TO 1.544MHz CONVERSION

Figure 2-1

NOMINAL JITTER TRANSFER FOR 1.544MHz TO 2.048MHz CONVERSION

Figure 2-2

0.000

0.200

0.400

0.600

0.800

1.000

1.200

1.400

1.600

100

Jitter Frequency (KHz)

Jitter Gain (ns/ns)

0.000

0.400

0.800

1.200

1.600

2.000

Jitter Frequency (KHz)

DS21600/2/4

9 of 16

OPERATING PARAMETERS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -1.0V to +6.0V

Operating Temperature for DS21600SN, DS21602SN, DS21604SN -40°C to +85°C

Storage Temperature -55°C to +125°C

* This is a stress rating only and functional operation of the device at these or any other conditions above

those indicated in the operation sections of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (-40°C to +85°C)

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES

Logic 1 VIH 2.0 5.5 V

Logic 0 VIL -0.3 +0.8 V

Supply for 5V Operation VDD 4.75 5 5.25 V

DC CHARACTERISTICS (-40°C to +85°C; VDD = 5.0V ± 5%)

PARAMETER SYMBOL MIN TYP MAX UNITS NOTES

Supply Current @ 5V IDD 8mA 2

Input Leakage IIL -1.0 +1.0 mA1

Output Leakage ILO 1.0 mA

Output Current (2.4V) IOH -1.0 mA

Output Current (0.4V) IOL +4.0 mA

NOTES:

1. 0V < VIN < VDD.

2. Outputs open.

DS21600/2/4

10 of 16

AC TIMING

PARAMETER SYMBOL MIN TYPICAL MAX UNIT NOTES

Capture Range on CLKIN - ±10,000 - - ppm 1

Lock Range on CLKIN - ±10,000 - - ppm 1

CLKIN Duty Cycle - 35 - 65 % 1

SYNCIN Setup to CLKIN

Rising tSU 46 - - ns

SYNCIN Hold After CLKIN

Rising tHI 30 - - ns

SYNCIN Pulse Width tPW 76 - CLKIN

period ns

CLKOUT1 Delay from CLKIN

Rising tD-15 0 +15 ns

CLKOUT1 Duty Cycle CD49 - 51 %

SYNCOUT Pulse Width tSPW --

CLKOUT1

period ns

SYNCOUT Delay from

CLKOUT2 tDF -5 - 30 ns

CLKOUT1 Delay from

CLKOUT2 tDH -15 0 +15 ns

Rise/Fall Time on CLKIN,

SYNCIN tRF - - 40 ns 1

Rise/Fall Time on CLKOUT,

SYNCOUT, CLKOUT2 with a

25pF Load

tRF - - 40 ns

1. Guaranteed by design

DS21600/2/4

11 of 16

DS21600 AND DS21602 HIGH TO LOW FREQUENCY CONVERSION FRAME

SYNC ALIGNMENT Figure 3-1

DS21604 HIGH TO LOW FREQUENCY CONVERSION FRAME SYNC

ALIGNMENT Figure 3-2

tPW tD

CLKOUT2

(

6.176MHz

)

tDF

tDH

tHI

tSU

CLKOUT1

(

1.544MHz

)

SYNCIN

CLKIN

(

2.048MHz

)

SYNCOUT tSPW

SYNCOUT

tDH

tPW

tHI

tSU

CLKOUT1

(

1.544MHz

)

SYNCIN

CLKIN

(

4.096MHz

)

tDF

CLKOUT2

(

6.176MHz

)

tSPW

DS21600/2/4

12 of 16

DS21600 LOW TO HIGH FREQUENCY CONVERSION FRAME SYNC

ALIGNMENT Figure 3-3

DS21602 LOW TO HIGH FREQUENCY CONVERSION FRAME SYNC

ALIGNMENT Figure 3-4

tSPW

tDH

tDF

tPW

tSU

CLKOUT2

(

6.144MHz

)

SYNCOUT

CLKOUT1

(2.048MHz)

SYNCIN

CLKIN

(1.544MHz)

tHI

tSPW

tDH

tDF

tPW

tSU

CLKOUT2

(

8.192MHz

)

SYNCOUT

CLKOUT1

(2.048MHz)

SYNCIN

CLKIN

(1.544MHz)

tHI

DS21600/2/4

13 of 16

DS21604 LOW TO HIGH FREQUENCY CONVERSION FRAME SYNC

ALIGNMENT Figure 3-5

tDH

TSPW

tDF

tPW

tSU

SYNCOUT

CLKOUT1

(4.096MHz)

SYNCIN

CLKIN

(1.544MHz)

tHI

DS21600/2/4

14 of 16

PACKAGE SPECIFICATIONS

PACKAGE OUTLINE SOIC 16-PIN 0.300” BODY Figure 4

DS21600/2/4

15 of 16

PACKAGE OUTLINE 8-PIN DIP (300-MIL) Figure 5

DS21600/2/4

16 of 16

REVISION HISTORY

1. Preliminary release, 082100.

2. Added package specifications, 083100.

3. Correct operating voltage range, 090100.

4. Added mechanical drawing for DIP package, 011101.

5. Added jitter specifications and pin list for all packages; added timing diagrams, 092801.