Precision, Dual-Channel
Instrumentation Amplifier
Data Sheet
AD8222
Rev. B Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2006–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Two channels in small 4 mm × 4 mm LFCSP
Gain set with 1 resistor per amplifier (G = 1 to 10,000)
Low noise
8 nV/√Hz at 1 kHz
0.25 µV p-p (0.1 Hz to 10 Hz)
High accuracy dc performance (B grade)
60 µV maximum input offset voltage
0.3 µV/°C maximum input offset drift
1.0 nA maximum input bias current
126 dB minimum CMRR (G = 100)
Excellent ac performance
140 kHz bandwidth (G = 100)
13 µs settling time to 0.001%
Differential output option (single channel)
Fully specified
Adjustable common-mode output
Supply range: ±2.3 V to ±18 V
APPLICATIONS
Multichannel data acquisition for
ECG and medical instrumentation
Industrial process controls
Wheatstone bridge sensors
Differential drives for
High resolution input ADCs
Remote sensors
GENERAL DESCRIPTION
The AD8222 is a dual-channel, high performance instrumentation
amplifier that requires only one external resistor per amplifier
to set gains of 1 to 10,000.
The AD8222 is the first dual-instrumentation amplifier in the
small 4 mm × 4mm LFCSP. It requires the same board area as a
typical single instrumentation amplifier. The smaller package
allows a 2× increase in channel density and a lower cost per
channel, all with no compromise in performance.
The AD8222 can also be configured as a single-channel, differen-
tial output instrumentation amplifier. Differential outputs provide
high noise immunity, which can be useful when the output
signal must travel through a noisy environment, such as with
remote sensors. The configuration can also be used to drive
differential input analog-to-digital converters (ADCs). The
FUNCTIONAL BLOCK DIAGRAM
AD8222
1
2
3
4
12
11
10
9
5 6 7 8
13141516
–IN1
RG1
RG1
+IN1
–IN2
RG2
RG2
+IN2
+V
S
REF1
REF2
–V
S
+V
S
OUT1
OUT2
–V
S
05947-001
Figure 1.
AD8222 maintains a minimum CMRR of 80 dB to 4 kHz for all
grades at G = 1. High CMRR over frequency allows the AD8222
to reject wideband interference and line harmonics, greatly
simplifying filter requirements. The AD8222 also has a typical
CMRR drift over temperature of just 0.07 µV/V/°C at G = 1.
The AD8222 operates on both single and dual supplies and only
requires 2.2 mA maximum supply current for both amplifiers.
It is specified over the industrial temperature range of −40°C to
+85°C and is fully RoHS compliant.
For a single-channel version, see the AD8221.
Table 1. Instrumentation Amplifiers by Category1
General-
Purpose Zero Drift
Military
Grade
Low
Power
High
Speed PGA
AD8220 AD8231 AD620 AD8235 AD8250
AD8221 AD8290 AD621 AD8236 AD8251
AD8222
AD8293G80
AD524
AD627
AD8224 AD8553 AD526 AD623
AD8228 AD8556 AD624 AD8223
AD8295 AD8557 AD8226
AD8227
1 See www.analog.com for the latest selection of instrumentation amplifiers.
AD8222 Data Sheet
Rev. B | Page 2 of 24
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution .................................................................................. 6
Pin Configuration and Function Descriptions ............................. 7
Typical Performance Characteristics ............................................. 8
Theory of Operation ...................................................................... 15
Amplifier Architecture .............................................................. 15
Gain Selection ............................................................................. 15
Reference Terminal .................................................................... 16
Package Considerations ............................................................. 16
Layout .......................................................................................... 16
Input Bias Current Return Path ............................................... 17
Input Protection ......................................................................... 18
RF Interference ........................................................................... 18
Common-Mode Input Voltage Range ..................................... 18
Applications Information .............................................................. 19
Differential Output .................................................................... 19
Driving a Differential Input ADC ............................................ 20
Precision Strain Gage ................................................................. 20
Driving Cabling .......................................................................... 21
Outline Dimensions ....................................................................... 22
Ordering Guide .......................................................................... 23
REVISION HISTORY
5/2016—Rev. A to Rev. B
Changed CP-16-13 to CP-16-26 .................................. Throughout
Change to Table 5 ............................................................................. 6
Changes to Figure 2 and Table 7 ..................................................... 7
Added Figure 3; Renumbered Sequentially .................................. 7
Change to Input Protection Section ............................................. 18
Updated Outline Dimensions ....................................................... 22
Changes to Ordering Guide .......................................................... 23
2/2010—Rev. 0 to Rev. A
Added LFCSP_VQ, CP-16-13 Package ............................ Universal
Changes to Features Section and Table 1 ...................................... 1
Changed VIN+ to V+IN, VIN− to V−IN, and T to TA Throughout ..... 3
Change to Reference Input Parameter, Table 2 ............................. 4
Changed Output Short-Circuit Current to Output Short-Circuit
Duration, Table 5 .............................................................................. 6
Changes to Thermal Resistance Section and Table 6 ................... 6
Changes to Figure 2 ........................................................................... 7
Changes to Figure 19 ...................................................................... 10
Changes to Figure 43 ...................................................................... 14
Changes to Reference Terminal Section, Figure 45, and Package
Considerations Section .................................................................. 16
Deleted Thermal Pad Section ....................................................... 16
Added Package Without Thermal Pad and Package with
Thermal Pad Sections .................................................................... 16
Changes to Figure 46 ...................................................................... 17
Deleted Solder Wash Section ........................................................ 17
Changes to RFI and Antialising Filter Section ........................... 20
Updated Outline Dimensions ....................................................... 22
Changes to Ordering Guide .......................................................... 23
7/2006—Revision 0: Initial Versi on
Data Sheet AD8222
Rev. B | Page 3 of 24
SPECIFICATIONS
VS = ±15 V, V REF = 0 V, T A = 25°C, G = 1, RL = 2 kΩ, unless otherwise noted.
Table 2. Single-Ended and Differential1 Output Configuration
Parameter Test Conditions/Comments
A Grade B Grade
Min Typ Max Min Typ Max Unit
COMMON-MODE REJECTION
RATIO (CMRR)
VCM = –10 V to +10 V
CMRR DC to 60 Hz 1 kΩ source imbalance
G = 1 80 86 dB
G = 10 100 106 dB
G = 100 120 126 dB
G = 1000 130 140 dB
CMRR at 4 kHz
G = 1 80 80 dB
G = 10 90 100 dB
G = 100
100
110
dB
G = 1000 100 110 dB
CMRR Drift TA = −40°C to +85°C, G = 1 0.07 0.07 µV/V/°C
NOISE
Voltage Noise, 1 kHz RTI noise = √(eNI2 + (eNO/G)2)
Input Voltage Noise, eNI V+IN, V−IN, VREF = 0 V 8 8 nV/√Hz
Output Voltage Noise, eNO V+IN, V−IN, VREF = 0 V 75 75 nV/√Hz
RTI
f = 0.1 Hz to 10 Hz
G = 1 2 2 µV p-p
G = 10 0.5 0.5 µV p-p
G = 100 to 1000 0.25 0.25 µV p-p
Current Noise f = 1 kHz 40 40 fA/√Hz
f = 0.1 Hz to 10 Hz 6 6 pA p-p
VOLTAGE OFFSET RTI VOS = (VOSI) + (VOSO/G)
Input Offset, VOSI VS = ±5 V to ±15 V 120 60 µV
Over Temperature TA = −40°C to +85°C 150 80 µV
Average TC 0.4 0.3 µV/°C
Output Offset, VOSO VS = ±5 V to ±15 V 500 350 µV
Over Temperature TA = −40°C to +85°C 0.8 0.5 mV
Average TC 9 5 µV/°C
Offset RTI vs. Supply (PSR) VS = ±2.3 V to ±18 V
G = 1
90
110
94
110
dB
G = 10 110 120 114 130 dB
G = 100 124 130 130 140 dB
G = 1000 130 140 140 150 dB
INPUT CURRENT (PER CHANNEL)
Input Bias Current, IBIAS 0.5 2.0 0.2 1.0 nA
Over Temperature TA = −40°C to +85°C 3.0 1.5 nA
Average TC 1 1 pA/°C
Input Offset Current, IOFFSET 0.2 1 0.1 0.5 nA
Over Temperature TA = −40°C to +85°C 1.5 0.6 nA
Average TC 1 0.5 2 pA/°C
AD8222 Data Sheet
Rev. B | Page 4 of 24
Parameter Test Conditions/Comments
A Grade B Grade
Min Typ Max Min Typ Max Unit
REFERENCE INPUT
RIN 20 20 kΩ
IIN V+IN, V−IN, VREF = 0 V 50 60 50 60 µA
Voltage Range −VS +VS −VS +VS V
Reference Gain to Output 1 1 V/V
Reference Gain Error 0.01 0.01 %
GAIN G = 1 + (49.4 kΩ/RG)
Gain Range 1 10,000 1 10,000 V/V
Gain Error VOUT ± 10 V
G = 1 0.05 0.02 %
G = 10 0.3 0.15 %
G = 100
0.3
0.15
%
G = 1000 0.3 0.15 %
Gain Nonlinearity VOUT = –10 V to +10 V
G = 1 3 10 1 5 ppm
G = 10 7 20 7 20 ppm
G = 100 7 20 7 20 ppm
Gain vs. Temperature
G = 1 3 10 2 5 ppm/°C
G > 12 −50 −50 ppm/°C
INPUT
Input Impedance
Differential 100||2 100||2 GΩ||pF
Common Mode 100||2 100||2 GΩ||pF
Input Operating Voltage Range3 VS = ±2.3 V to ±5 V −VS + 1.9 +VS − 1.1 −VS + 1.9 +VS − 1.1 V
Over Temperature
T
A
= −40°C to +85°C
−V
S
+ 2.0
+V
S
− 1.2
−V
S
+ 2.0
+V
S
− 1.2
V
Input Operating Voltage Range3 VS = ±5 V to ±18 V −VS + 1.9 +VS − 1.2 −VS + 1.9 +VS − 1.2 V
Over Temperature TA = −40°C to +85°C −VS + 2.0 +VS − 1.2 −VS + 2.0 +VS − 1.2 V
OUTPUT RL = 10 kΩ
Output Swing VS = ±2.3 V to ±5 V −VS + 1.1 +VS − 1.2 −VS + 1.1 +VS − 1.2 V
Over Temperature TA = −40°C to +85°C −VS + 1.4 +VS − 1.3 −VS + 1.4 +VS − 1.3 V
Output Swing VS = ±5 V to ±18 V −VS + 1.2 +VS − 1.4 −VS + 1.2 +VS − 1.4 V
Over Temperature TA = −40°C to +85°C −VS + 1.6 +VS − 1.5 −VS + 1.6 +VS − 1.5 V
Short-Circuit Current
18
18
mA
POWER SUPPLY
Operating Range VS = ±2.3 V to ±18 V ±2.3 ±18 ±2.3 ±18 V
Quiescent Current (per Amplifier)
0.9
1.1
0.9
1.1
mA
Over Temperature TA = −40°C to +85°C 1 1.2 1 1.2 mA
TEMPERATURE RANGE
Specified Performance
−40
+85
−40
+85
°C
Operational4 −40 +125 −40 +125 °C
1 Refers to differential configuration shown in Figure 50.
2 Does not include the effects of external resistor, RG.
3 One input grounded. G = 1.
4 See the Typical Performance Characteristics section for expected operation between 85°C and 125°C.
Data Sheet AD8222
Rev. B | Page 5 of 24
VS = ±15 V, V REF = 0 V, T A = 25°C, RL = 2 kΩ, unless otherwise noted.
Table 3. Single-Ended Output Configuration—Dynamic Performance (Both Amplifiers)
Parameter Test Conditions/Comments
A Grade B Grade
Min
Typ
Max
Min
Typ
Max
Unit
DYNAMIC RESPONSE
Small Signal −3 dB Bandwidth
G = 1 1200 1200 kHz
G = 10 750 750 kHz
G = 100 140 140 kHz
G = 1000 15 15 kHz
Settling Time 0.01% 10 V step
G = 1 to 100
10
10
µs
G = 1000 80 80 µs
Settling Time 0.001% 10 V step
G = 1 to 100 13 13 µs
G = 1000 110 110 µs
Slew Rate G = 1 1.5 2 1.5 2 V/µs
G = 5 to 1000 2 2.5 2 2.5 V/µs
Table 4. Differential Output Configuration1—Dynamic Performance
Parameter Test Conditions/Comments
A Grade B Grade
Min Typ Max Min Typ Max Unit
DYNAMIC RESPONSE
Small Signal −3 dB Bandwidth
G = 1 1000 1000 kHz
G = 10 650 650 kHz
G = 100 140 140 kHz
G =1000 15 15 kHz
Settling Time 0.01% 10 V step
G = 1 to 100 15 15 µs
G = 1000 80 80 µs
Settling Time 0.001% 10 V step
G = 1 to 100 18 18 µs
G = 1000
110
110
µs
Slew Rate G = 1 1.5 2 1.5 2 V/µs
G = 5 to 1000 2 2.5 2 2.5 V/µs
1 Refers to differential configuration shown in Figure 50.
AD8222 Data Sheet
Rev. B | Page 6 of 24
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter Rating
Supply Voltage ±18 V
Output Short-Circuit Current Duration Indefinite
Input Voltage (Common Mode) ±VS
Differential Input Voltage ±VS
Storage Temperature Range −65°C to +130°C
Operational Temperature Range −40°C to +125°C
Package Glass Transition Temperature (TG) 130°C
ESD
Human Body Model 2 kV
Charge Device Model 1 kV
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
Table 6.
Package θJA Unit
CP-16-19: LFCSP Without Thermal Pad 86 °C/W
CP-16-26: LFCSP with Thermal Pad 48 °C/W
The θJA values in Table 6 assume a 4-layer JEDEC standard
board. For the LFCSP with thermal pad, it is assumed that the
thermal pad is soldered to a landing on the PCB board, with the
landing thermally connected to a heat dissipating power plane.
θJC at the exposed pad is 4.4°C/W.
Maximum Power Dissipation
The maximum safe power dissipation for the AD8222 is limited
by the associated rise in junction temperature (TJ) on the die. At
approximately 130C, which is the glass transition temperature,
the plastic changes its properties. Even temporarily exceeding
this temperature limit may change the stresses that the package
exerts on the die, permanently shifting the parametric performance
of the amplifiers. Exceeding a temperature of 130°C for an
extended period can result in a loss of functionality.
ESD CAUTION
Data Sheet AD8222
Rev. B | Page 7 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
05947-002
12
11
10
9
–IN1 1
RG1 2
RG1 3
+V
S
5
REF1 6
REF2 7
–V
S
8
+IN1 4
16
15
14
13
PIN 1
INDICATOR
TOP VIEW
AD8222
–IN2
RG2
RG2
+IN2
+V
S
OUT1
OUT2
–V
S
Figure 2. 16-Lead LFCSP (CP-16-19) Pin Configuration
05947-102
12
11
10
1
3
49
2
6
5
7
8
16
15
14
13
–IN1
RG1
NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO –V
S
.
RG1
+IN1
–IN2
–V
S
OUT2
OUT1
+V
S
RG2
RG2
+IN2
+V
S
REF1
REF2
–V
S
AD8222
TOP VIEW
(Not to Scale)
Figure 3. 16-Lead LFCSP (CP-16-26) Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic Description
CP-16-19 CP-16-26
1 1 −IN1 Negative Input In-Amp 1.
2, 3 2, 3 RG1 Gain Resistor In-Amp 1.
4 4 +IN1 Positive Input In-Amp 1.
5, 16 5, 16 +VS Positive Supply.
6 6 REF1 Reference Adjust In-Amp 1.
7 7 REF2 Reference Adjust In-Amp 2.
8, 13 8, 13 −VS Negative Supply.
9 9 +IN2 Positive Input In-Amp 2.
10, 11 10, 11 RG2 Gain Resistor In-Amp 2.
12 12 −IN2 Negative Input In-Amp 2.
14 14 OUT2 Output In-Amp 2.
15 15 OUT1 Output In-Amp 1.
Not applicable 0 EPAD Exposed Pad. The exposed pad must be connected to −VS.
AD8222 Data Sheet
Rev. B | Page 8 of 24
TYPICAL PERFORMANCE CHARACTERISTICS
500
400
300
200
100
0
–50 50403020100–10–20–30–40
NUMBER OF UNITS
CMRR (µV/V)
05947-003
N = 1713
Figure 4. Typical Distribution for CMRR (G = 1)
300
250
200
150
100
10
0
–100 10080604020020406080
NUMBER OF UNITS
V
OSI
(µV)
05947-004
N = 1713
Figure 5. Typical Distribution of Input Offset Voltage
700
600
500
400
300
200
100
0
–2.0 2.01.51.00.50–0.5–1.0–1.5
NUMBER OF UNITS
I
BIAS
(nA)
05947-005
N = 1713
Figure 6. Typical Distribution of Input Bias Current
800
600
400
200
0
–2.0 2.01.51.00.50–0.5–1.0–1.5
NUMBER OF UNITS
I
OFFSET
(nA)
05947-006
Figure 7. Typical Distribution of Input Offset Current
15
–15
–10
–5
0
5
10
–15 –10 –5 0 5 10 15
OUTPUT VOLTAGE (V)
05947-007
INPUT COMMON-MODE RANGE (V)
V
S
= ±5V
V
S
= ±15V
Figure 8. Input Common-Mode Range vs. Output Voltage, G = 1
15
–15
–10
–5
0
5
10
–15 –10 –5 0 5 10 15
OUTPUT VOLTAGE (V)
05947-008
INPUT COMMON-MODE RANGE (V)
V
S
= ±5V
V
S
= ±15V
Figure 9. Input Common-Mode Range vs. Output Voltage, G = 100
Data Sheet AD8222
Rev. B | Page 9 of 24
200
150
100
50
0
–50
–100
–150
–200
–15 151050–5–10
INPUT BIAS CURRENT (pA)
COMMON-MODE VOLTAGE (V)
05947-009
V
S
= ±15V
V
S
= ±5V
Figure 10. IBIAS vs. Common-Mode Voltage
2.0
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
0246810
WARM-UP TIME (Minutes)
05947-010
CHANGE IN INPUT OFFSET VOLTAGE (µV)
Figure 11. Change in Input Offset Voltage vs. Warm-Up Time
1000
800
600
400
200
0
–200
–400
–600
–800
–1000
–55 –35 –15 5 25 45 65 85 105 125
TEMPERATURE (°C)
05947-011
INPUT BIAS CURRENT (pA)
POSITIVE
OFFSET CURRENT
NEGATIVE
Figure 12. Input Bias Current and Offset Current vs. Temperature
160
150
140
130
120
110
100
90
80
70
60
50
40
30
20
10
0
0.1 1M100k10k1k100101
FREQUENCY (Hz)
05947-012
+PSRR (dB)
GAIN = 1
GAIN = 10
GAIN = 100
GAIN = 1000
BANDWIDTH
LIMITED
Figure 13. Positive PSRR vs. Frequency, RTI (G = 1 to 1000)
160
150
140
130
120
110
100
90
80
70
60
50
40
30
20
10
0
0.1 1M100k10k1k100101
FREQUENCY (Hz)
05947-013
–PSRR (dB)
GAIN = 1
GAIN = 10
GAIN = 100
GAIN = 1000
Figure 14. Negative PSRR vs. Frequency, RTI (G = 1 to 1000)
10k
1k
100
10
1
1 10M1M100k10k1k10010
SOURCE RESISTANCE (Ω)
05947-014
TOTAL DRIFT: 25°C TO 85°C RTI (µV)
GAIN = 1
GAIN = 10 GAIN = 100
GAIN = 1000
Figure 15. Total Drift vs. Source Resistance
AD8222 Data Sheet
Rev. B | Page 10 of 24
70
–40
–30
–20
–10
0
10
20
30
40
50
60
100 1k 10k 100k 1M 10M
GAIN (dB)
FREQUENCY (Hz)
GAIN = 1
GAIN = 10
GAIN = 100
GAIN = 1000
05947-015
Figure 16. Gain vs. Frequency
160
150
140
130
120
110
100
90
80
70
60
50
40
0.1 1M100k10k1k100101
FREQUENCY (Hz)
05947-016
CMRR (dB)
GAIN = 1
GAIN = 10
GAIN = 100
GAIN = 1000
BANDWIDTH
LIMITED
Figure 17. CMRR vs. Frequency, RTI
160
150
140
130
120
110
100
90
80
70
60
50
40
0.1 1M100k10k1k100101
FREQUENCY (Hz)
05947-017
CMRR (dB)
GAIN = 1000
GAIN = 100
GAIN = 10
GAIN = 1
BANDWIDTH
LIMITED
Figure 18. CMRR vs. Frequency, RTI, 1 kΩ Source Imbalance
20
15
10
5
0
–5
–10
–15
–20
–40 120100806040200–20
TEMPERATURE (°C)
05947-018
∆CMR (µV/V)
EXAMPLE PART 1
EXAMPLE PART 2
Figure 19. ΔCMR vs. Temperature, G = 1
–V
S
+0
+0.4
+0.8
+1.2
+1.6
+2.0
FROM +V
S
2 6 10 14 18
INPUT VOLTAGE LIMIT (V)
REFERRED TO SUPPLY VOLTAGES
SUPPLY VOLTAGE (V)
–2.0
–1.6
–1.2
–0.8
–0.4
+
V
S
–
0
FROM –V
S
05947-019
Figure 20. Input Voltage Limit vs. Supply Voltage, G = 1
OUTPUT VOLTAGE SWING (V)
REFERRED TO SUPPLY VOLTAGES
R
L
= 2kΩ
R
L
= 10kΩ
–1.6
–1.2
–0.4
+
V
S
–
0
–0.8
R
L
= 10kΩ
R
L
= 2kΩ
+0.4
–V
S
+0
+0.8
+1.2
+1.6
2 6 10 14 18
SUPPLY VOLTAGE (V)
05947-020
Figure 21. Output Voltage Swing vs. Supply Voltage, G = 1
Data Sheet AD8222
Rev. B | Page 11 of 24
30
0
10
20
1 10 100 1k 10k
OUTPUT VOLTAGE SWING (V p-p)
LOAD RESISTANCE (Ω)
05947-021
Figure 22. Output Voltage Swing vs. Load Resistance
OUTPUT VOLTAGE SWING (V)
REFERRED TO SUPPLY VOLTAGES
+
V
S
–
0
–1
–2
–3
+3
+2
+1
–V
S
+0
0121110987654321
OUTPUT CURRENT (mA)
05947-022
SINKING
SOURCING
Figure 23. Output Voltage Swing vs. Output Current, G = 1
–10 –8 –6 –4 –2 0 2 4 6 8 10
V
OUT
(V)
05947-023
NONLINEARITY (1ppm/DIV)
2kΩ LOAD
600Ω LOAD
10kΩ LOAD
4
3
2
1
0
–1
–2
–3
–4
Figure 24. Gain Nonlinearity, G = 1
–10–8–6–4–20246810
V
OUT
(V)
05947-024
NONLINEARITY (10ppm/DIV)
2kΩ LOAD
600Ω LOAD 10kΩ LOAD
40
30
20
10
0
–10
–20
–30
–40
Figure 25. Gain Nonlinearity, G = 100
110
1
10
100
1k
100 1k 10k 100k
FREQUENCY (Hz)
05947-026
VOLTAGE NOISE SPECTRAL DENSITY (nV/ Hz)
GAIN = 1
GAIN = 10
GAIN = 100
GAIN = 1000
GAIN = 1000
BW LIMIT
Figure 26. Voltage Noise Spectral Density vs. Frequency (G = 1 to 1000)
05947-027
2µV/DIV 1s/DIV
Figure 27. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1)
AD8222 Data Sheet
Rev. B | Page 12 of 24
05947-028
0.1µV/DIV 1s/DIV
Figure 28. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1000)
1 10 100 1k 10k 100k
FREQUENCY (Hz)
05947-029
1k
100
10
CURRENT NOISE SPECTRAL DENSITY (fA/ Hz)
Figure 29. Current Noise Spectral Density vs. Frequency
05947-030
5pA/DIV 1s/DIV
Figure 30. 0.1 Hz to 10 Hz Current Noise
1k 10k 100k 1M
FREQUENCY (Hz)
05947-031
30
25
20
15
10
5
0
MAX OUTPUT VOLTAGE (V p-p)
GAIN = 1
GAIN = 10, 100, 1000
Figure 31. Large Signal Frequency Response
5V/DIV
0.002%/DIV
20µs/DIV
05947-032
7.4µs TO 0.01%
8.3µs TO 0.001%
Figure 32. Large Signal Pulse Response and Settling Time (G = 1)
5V/DIV
4.8µs TO 0.01%
6.6µs TO 0.001%
0.002%/DIV
20µs/DIV
05947-033
Figure 33. Large Signal Pulse Response and Settling (G = 10)
Data Sheet AD8222
Rev. B | Page 13 of 24
5V/DIV
20µs/DIV
0.002%/DIV
05947-034
9.2µs TO 0.01%
16.2µs TO 0.001%
Figure 34. Large Signal Pulse Response and Settling Time (G = 100)
05947-035
5V/DIV
0.002%/DIV
83µs TO 0.01%
112µs TO 0.001%
200µs/DIV
Figure 35. Large Signal Pulse Response and Settling Time (G = 1000)
0
5947-036
4µs/DIV20mV/DIV
Figure 36. Small Signal Response, G = 1, RL = 2 kΩ, CL = 100 pF
0
5947-037
4µs/DIV20mV/DIV
Figure 37. Small Signal Response, G = 10, RL = 2 kΩ, CL = 100 pF
0
5947-038
10µs/DIV20mV/DIV
Figure 38. Small Signal Response, G = 100, RL = 2 kΩ, CL = 100 pF
0
5947-039
100µs/DIV20mV/DIV
Figure 39. Small Signal Response, G = 1000, RL = 2 kΩ, CL = 100 pF
AD8222 Data Sheet
Rev. B | Page 14 of 24
15
10
5
0
0 5 10 15 20
SETTLING TIME (µs)
OUTPUT VOLTAGE STEP SIZE (V)
05947-040
SETTLED TO 0.01%
SETTLED TO 0.001%
Figure 40. Settling Time vs. Step Size (G = 1)
1 10 100
SETTLED TO 0.01%
SETTLED TO 0.001%
1k
GAIN
05947-041
1k
10
100
1
SETTLING TIME (µs)
Figure 41. Settling Time vs. Gain for a 10 V Step
200
180
160
140
120
100
80
60
11M100k10k1k10010
FREQUENCY (Hz)
05947-042
CHANNEL SEPARATION (dB)
GAIN = 1
GAIN = 1000
SOURCE V
OUT
SMALLER TO
AVOID SLEW
RATE LIMIT
SOURCE
V
OUT
= 20V p-p
THERMAL CROSSTALK
VARIES WITH LOAD
Figure 42. Channel Separation vs. Frequency, RL = 2 kΩ, Source Channel at G = 1
100 10k1k 100k 1M 10M
FREQUENCY (Hz)
05947-043
60
–40
–20
0
20
40
GAIN (dB)
GAIN = 1000
GAIN = 100
GAIN = 10
GAIN = 1
Figure 43. Differential Output Configuration: Gain vs. Frequency
1 10k1k10010 100k 1M
FREQUENCY (Hz)
05947-056
100
90
80
70
60
50
40
30
20
10
0
OUTPUT BALANCE (dB)
LIMITED BY
MEASUREMENT
SYSTEM
OUTPUT BALANCE = 20 logV
DIFF_OUT
V
CM_OUT
Figure 44. Differential Output Configuration:
Output Balance vs. Frequency
Data Sheet AD8222
Rev. B | Page 15 of 24
THEORY OF OPERATION
C1 C2
+V
S
+IN–IN
–V
S
–V
S
10kΩ
10kΩ
10kΩ
400Ω400Ω
10kΩREF
OUTPUT
I
B
COMPENSATIONI
B
COMPENSATION
+V
S
–V
S
+V
S
–V
S
+V
S
V
B
II
R1 24.7kΩ24.7kΩ
R
G
Q1
R2
Q2
–V
S
+V
S
–V
S
+V
S
A2A1
A3
05947-045
Figure 45. Simplified Schematic
AMPLIFIER ARCHITECTURE
The two instrumentation amplifiers of the AD8222 are based
on the classic 3-op-amp topology. Figure 45 shows a simplified
schematic of one of the amplifiers. The input transistors, Q1
and Q2, are biased at a fixed current. Any differential input
signal forces the output voltages of A1 and A2 to change so that
the differential voltage also appears across RG. The current that
flows through RG must also flow through R1 and R2, resulting
in a precisely amplified version of the differential input signal
between the outputs of A1 and A2. Topologically, Q1 + A1 + R1
and Q2 + A2 + R2 can be viewed as precision current feedback
amplifiers. The common-mode signal and the amplified differen-
tial signal are applied to a difference amplifier that rejects the
common-mode voltage. The difference amplifier employs innova-
tions that result in low output offset voltage as well as low output
offset voltage drift.
Because the input amplifiers employ a current feedback architec-
ture, the gain-bandwidth product of the AD8222 increases
with gain, resulting in a system that does not suffer from the
expected bandwidth loss of voltage feedback architectures at
higher gains.
The transfer function of the AD8222 is
VOUT = G(V+IN − V−IN) + VREF
where:
GR
Gk49.4
1
GAIN SELECTION
Placing a resistor across the RG terminals sets the gain of the
AD8222, which can be calculated by referring to Table 8 or by
using the following gain equation:
1
k49.4
G
RG
Table 8. Gains Achieved Using 1% Resistors
1% Standard Table Value of RG (Ω) Calculated Gain
49.9 k 1.990
12.4 k 4.984
5.49 k 9.998
2.61 k 19.93
1.00 k 50.40
499 100.0
249 199.4
100 495.0
49.9 991.0
The AD8222 defaults to G = 1 when no gain resistor is used.
The tolerance and gain drift of the RG resistor should be added
to the AD8222 specifications to determine the total gain
accuracy of the system. When the gain resistor is not used,
gain error and gain drift are kept to a minimum.
AD8222 Data Sheet
Rev. B | Page 16 of 24
REFERENCE TERMINAL
The output voltage of an AD8222 channel is developed with
respect to the potential on the corresponding reference terminal.
Typically, the reference terminal is connected to ground, but it
can also be driven with a voltage to offset the output signal. For
example, connect a voltage to the reference terminal to level-
shift the output so that the AD8222 can drive a single-supply
ADC. Both REF1 and REF2 are protected with ESD diodes and
should not exceed either +VS or −VS by more than 0.3 V.
For best performance, source impedance to a reference terminal
should be kept below 1 . As shown in Figure 45, the reference
terminal is at one end of a 10 k resistor. Additional impedance
at the reference terminal adds to this 10 k resistor and results
in amplification of the signal connected to the positive input.
The amplification from the additional RREF can be computed by
REF
REF
R
R
k20
k102
Only the positive signal path is amplified; the negative path is
unaffected. This uneven amplification degrades the CMRR of
the amplifier.
INCORRECT
AD8222
V
CORRECT
AD8222
OP2177
+
–
V
05947-054
CORRECT
AD8222
AD8222
+
–
V
REF REF REF
Figure 46. Driving the Reference Pin
PACKAGE CONSIDERATIONS
The AD8222 comes in a 4 mm × 4 mm LFCSP. Beware of
blindly copying the footprint from another 4 mm × 4 mm
LFCSP device; the landing pattern may be different. Refer to
the Outline Dimensions section to verify that the PCB symbol
has the correct dimensions.
The AD8222 comes in two package varieties, both with and
without a thermal pad.
Package Without Thermal Pad
The AD8222 ships with a package that does not include a thermal
pad; it is the preferred package for the AD8222. Unlike chip
scale packages where the pad limits routing capability, the AD8222
package allows routes and vias directly underneath the chip, so
that the full space savings of the small LFCSP can be realized.
Although the package has no metal in the center of the device,
the manufacturing process does leave a very small section of
exposed metal at each of the package corners, shown in Figure 56
in the Outline Dimensions section. This metal is connected to
−VS through the device. Because of a possibility of a short, vias
should not be placed underneath this exposed metal.
Package with Thermal Pad
This package is included primarily for legacy reasons. Because
the AD8222 dissipates so little power, there is little need for the
thermal pad.
The thermal pad is connected internally to −VS. The pad can
either be left unsoldered, soldered to an otherwise unconnected
PCB landing, or soldered to a landing connected to the negative
supply rail (−VS). If pin compatibility with the AD8224 is
desired, the pad should not be electrically connected to any net,
including −VS.
The solder process can leave flux and other contaminants on
the board. When these contaminants are between the AD8222
leads and thermal pad, they can create leakage paths that are
larger than the bias currents of the AD8222. A thorough
washing process removes these contaminants and restores the
excellent bias current performance of the AD8222.
LAYOUT
The AD8222 is a high precision device. To ensure optimum
performance at the PC board level, take care in the design of the
board layout. The AD8222 pinout is arranged in a logical
manner to aid in this task.
Common-Mode Rejection Over Frequency
The AD8222 has a higher CMRR over frequency than typical
in-amps, which gives it greater immunity to disturbances, such
as line noise and its associated harmonics. A well-implemented
layout is required to maintain this high performance. Input
source impedances should be matched closely. Source resistance
should be placed close to the inputs so that it interacts with as
little parasitic capacitance as possible.
Parasitics at the RGx pins can also affect CMRR over frequency.
The PCB should be laid out so that the parasitic capacitances at
each pin match. Traces from the gain setting resistor to the RGx
pins should be kept short to minimize parasitic inductance.
Reference
Errors introduced at the reference terminal feed directly to the
output. Take care to tie REF to the appropriate local ground.
Power Supplies
Use a stable dc voltage to power the instrumentation amplifier.
Noise on the supply pins can adversely affect performance.
The AD8222 has two positive supply pins (Pin 5 and Pin 16) and
two negative supply pins (Pin 8 and Pin 13). Although the device
functions with only one pin from each supply pair connected, both
pins should be connected for specified performance and
optimum reliability.
Data Sheet AD8222
Rev. B | Page 17 of 24
The AD8222 should be decoupled with 0.1 µF bypass capacitors,
one for each supply. The positive supply decoupling capacitor
should be placed near Pin 16, and the negative supply decoupl-
ing capacitor should be placed near Pin 8. Each supply should
also be decoupled with a 10 µF tantalum capacitor. The tantalum
capacitor can be placed further away from the AD8222 and can
generally be shared by other precision integrated circuits. Figure 47
shows an example layout.
05947-046
AD8222
1
2
3
4
12
11
9
5678
13141516
0.1µF
0.1µF
R
G1
R
G2
10
Figure 47. Example Layout
INPUT BIAS CURRENT RETURN PATH
The input bias current of the AD8222 must have a return path
to common. When the source, such as a thermocouple, cannot
provide a return current path, one should be created, as shown
in Figure 48.
THERMOCOUPLE
+V
S
REF
–V
S
AD8222
CAPACITIVELY COUPLED
+V
S
REF
C
C
–V
S
AD8222
TRANSFORMER
+V
S
REF
–V
S
AD8222
INCORRECT
CAPACITIVELY COUPLED
+V
S
REF
C
R
R
C
–V
S
AD8222
1
fHIGH-PASS
= 2πRC
THERMOCOUPLE
+V
S
REF
–V
S
10MΩ
AD8222
TRANSFORMER
+V
S
REF
–V
S
AD8222
CORRECT
0
5947-047
Figure 48. Creating an IBIAS Path
AD8222 Data Sheet
Rev. B | Page 18 of 24
INPUT PROTECTION
All terminals of the AD8222 are protected against ESD (2 kV,
human body model). In addition, the input structure allows for
dc overload conditions of about 2.5 V beyond the supplies.
Input Voltages Beyond the Rails
For larger input voltages, an external resistor should be used in
series with each input to limit current during overload conditions.
The AD8222 can safely handle a continuous 6 mA current. The
limiting resistor can be computed from
400
mA6
SUPPLY
IN
LIMIT
VV
R
For applications in which the AD8222 encounters extreme over-
load voltages, such as cardiac defibrillators, external series
resistors and low leakage diode clamps, such as the BAV199L,
the FJH1100, or the SP720, should be used.
Differential Input Voltages at High Gains
When operating at high gain, large differential input voltages
can cause more than 6 mA of current to flow into the inputs.
This condition occurs when the differential voltage exceeds
the following critical voltage:
VCRITICAL = (400 + RG) × (6 mA)
This is true for differential voltages of either polarity.
The maximum allowed differential voltage can be increased by
adding an input protection resistor in series with each input.
The value of each protection resistor should be
RPROTECT = (VDIFF_MAX − VCRITICAL)/6 mA
RF INTERFERENCE
RF rectification is often a problem when amplifiers are used in
applications where there are strong RF signals. The disturbance
can appear as a small dc offset voltage. High frequency signals
can be filtered with a low-pass, RC network placed at the input
of the instrumentation amplifier, as shown in Figure 49. The
filter limits the input signal bandwidth according to the
following relationship:
)(22
1
CD
Diff CCR
FilterFreq
C
CM CR
FilterFreq
2
1
where CD ≥ 10CC.
R
R
AD8222
+15
V
+IN
–IN
0.1µF 10µF
10µF
0.1µF
REF
V
OUT
–15V
R1
499Ω
C
D
10nF
C
C
1nF
C
C
1nF
4.02kΩ
4.02kΩ
05947-048
Figure 49. RFI Suppression
Figure 49 shows an example where the differential filter fre-
quency is approximately 2 kHz, and the common-mode filter
frequency is approximately 40 kHz.
Values of R and CC should be chosen to minimize RFI. Mismatch
between the R × CC at the positive input and the R × CC at
negative input degrades the CMRR of the AD8222. By using a
value of CD 10× larger than the value of CC, the effect of the
mismatch is reduced and performance is improved.
COMMON-MODE INPUT VOLTAGE RANGE
The 3-op-amp architecture of the AD8222 applies gain and then
removes the common-mode voltage. Therefore, internal nodes
in the AD8222 experience a combination of both the gained
signal and the common-mode signal. This combined signal can
be limited by the voltage supplies even when the individual
input and output signals are not. Figure 8 and Figure 9 show the
allowable common-mode input voltage ranges for various
output voltages, supply voltages, and gains.
Data Sheet AD8222
Rev. B | Page 19 of 24
APPLICATIONS INFORMATION
DIFFERENTIAL OUTPUT
The differential configuration of the AD8222 has the same
excellent dc precision specifications as the single-ended output
configuration and is recommended for applications in the
frequency range of dc to 100 kHz.
The circuit configuration is shown in Figure 50. The differential
output specifications in Table 2 and Table 4 refer to this configura-
tion only. The circuit includes an RC filter that maintains the
stability of the loop.
The transfer function for the differential output is:
VDIFF_OUT = V+OUT − V−OUT = (V+IN − V−IN) × G
where:
GR
Gk49.4
1
+IN
–IN
+
–
+
–
AD8222
AD8222
+OUT
100pF
–OUT
+IN2
REF2
05947-049
10kΩ
R
G
Figure 50. Differential Circuit Schematic
Setting the Common-Mode Voltage
The output common-mode voltage is set by the average of +IN2
and REF2. The transfer function is
VCM_OUT = (V+OUT + V−OUT)/2 = (V+IN2 + VREF2)/2
+IN2 and REF2 have different properties that allow the
reference voltage to be easily set for a wide variety of applications.
+IN2 has high impedance but cannot swing to the supply rails
of the device. REF2 must be driven with a low impedance but
can go 300 mV beyond the supply rails.
A common application sets the common-mode output voltage
to the midscale of a differential ADC. In this case, the ADC
reference voltage is sent to the +IN2 terminal, and ground is
connected to the REF2 terminal. This produces a common-mode
output voltage of half the ADC reference voltage.
2-Channel Differential Output Using a Dual Op Amp
Another differential output topology is shown in Figure 51.
Instead of a second in-amp, ½ of a dual OP2177 op amp creates
the inverted output. Because the OP2177 is packaged in an
MSOP, this configuration allows the creation of a dual channel,
precision differential output in-amp with little board area.
Errors from the op amp are common to both outputs and are
thus common mode. Errors from mismatched resistors also
create a common-mode dc offset. Because these errors are
common mode, they are likely to be rejected by the next
device in the signal chain.
+IN
–IN
REF
AD8222
V
REF
4.99kΩ
+
–
OP2177
+OUT
–OUT
05947-053
4.99kΩ
Figure 51. Differential Output Using Op Amp
AD8222 Data Sheet
Rev. B | Page 20 of 24
AD8222
(DIFF OUT)
100pF
NPO
5%
100pF
NPO
5%
1000pF
–IN
+IN
0.1µF
10µF
0.1µF10µF
–12V
+12
V
1kΩ
1kΩ
+
+
IN+
VDD
GND REF
10µF
X5R
AD7688
IN–
0.1µF
+5V
ADR435
GND
V
IN
V
OUT
0.1µF
+12V
0.1µF
+5V REF
05947-051
+IN2
REF2
+5V REF
+OUT
–OUT
1kΩ
2200pF 2200pF
1kΩ
Figure 52. Driving a Differential ADC
DRIVING A DIFFERENTIAL INPUT ADC
The AD8222 can be configured in differential output mode
to drive a differential analog-to-digital converter. Figure 52
illustrates several of the concepts.
RFI and Antialiasing Filter
The 1 kΩ resistors, 1000 pF capacitor, and 100 pF capacitors in
front of the in-amp form filter circuitry that performs many
functions. The 1 k and 100 pF capacitors form common-mode
filters that protect the amplifier from incoming radio frequency
signals. Without the filtering, these RFI signals can be rectified
in the in-amp. The 1 k resistors provide some overvoltage
protection. The 1 k resistors and 1000 pF capacitor form a
76 kHz antialiasing filter for the ADC.
Note that the 100 pF capacitors are 5% COG/NPO types. These
capacitors match well over time and temperature, which keeps
the system CMRR high over frequency.
Second Antialiasing Filter
A 1 kΩ resistor and 2200 pF capacitor are placed between each
AD8222 output and ADC input. They create a 72 kHz low-pass
filter for another stage of antialiasing protection.
These four elements also improve distortion performance. The
2200 pF capacitor provides charge to the switched capacitor
front end of the ADC, and the 1 kΩ resistor shields the AD8222
from driving any sharp current changes. If the application
requires a lower frequency antialiasing filter and is distortion
sensitive, increase the value of the capacitor rather than the
resistor.
The 1 kΩ resistors can also protect an ADC from overvoltages.
Because the AD8222 runs on wider supply voltages than a
typical ADC, there is a possibility of overdriving the ADC. This
is not an issue with a PulSAR® converter, such as the AD7688.
Its input can handle a 130 mA overdrive, which is much higher
than the short-circuit limit of the AD8222. However, other conver-
ters have less robust inputs and may need the added protection.
Reference
The ADR435 supplies a reference voltage to both the ADC and
the AD8222. Because REF2 on the AD8222 is grounded, the
common-mode output voltage is precisely half the reference
voltage, exactly where it needs to be for the ADC.
PRECISION STRAIN GAGE
The low offset and high CMRR over frequency of the AD8222
make it an excellent candidate for both ac and dc bridge measure-
ments. As shown in Figure 53, the bridge can be connected to
the inputs of the amplifier directly.
5
V
2.5V
10µF 0.1µF
AD8222
+IN
–IN
R
G
350Ω
350Ω350Ω
350Ω
+
–
05947-050
Figure 53. Precision Strain Gauge
Data Sheet AD8222
Rev. B | Page 21 of 24
DRIVING CABLING
All cables have a certain capacitance per unit length, which
varies widely with cable type. The capacitive load from the cable
can cause peaking in the output response of the AD8222. To
reduce the peaking, use a resistor between the AD8222 and the
cable. Because cable capacitance and desired output response
vary widely, this resistor is best determined empirically. A good
starting point is 50 Ω.
The AD8222 operates at a low enough frequency that
transmission line effects are rarely an issue; therefore, the
resistor need not match the characteristic impedance of
the cable.
05947-052
AD8222
(DIFF OUT)
AD8222
(SINGLE OUT)
Figure 54. Driving a Cable
AD8222 Data Sheet
Rev. B | Page 22 of 24
OUTLINE DIMENSIONS
COMPLIANT
TO
JEDEC STANDARDS MO-220-WGGC.
042709-A
1
0.65
BSC
BOTTOM VIEWTOP VIEW
16
5
8
9
12
13
4
EXPOSED
PAD
PIN1
INDICATOR
4.10
4.00 SQ
3.90
0.50
0.40
0.30
SEATING
PLANE
0.80
0.75
0.70 0.05 MAX
0.02 NOM
0.20 REF
COPLANARITY
0.08
PIN 1
INDICATOR
0.35
0.30
0.25
2.60
2.50 SQ
2.40
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
Figure 55. 16-Lead Lead Frame Chip Scale Package [LFCSP]
4 mm × 4 mm Body and 0.75 mm Package Height
(CP-16-26)
Dimensions are shown in millimeters
COMPLIANT
TO
JEDEC STANDARDS MO-263-VBBC
04-06-2012-A
1
0.65
BSC
1.95 REF
0.75
0.60
0.50
TOP VIEW
12° MAX 0.80 MAX
0.65 TYP
SEATING
PLANE
COPLANARITY
0.08
1.00
0.85
0.80
0.35
0.30
0.25
0.05 MAX
0.02 NOM
0.20 REF
16
5
13
8
9
12
4
0.60 MAX
0.60 MAX
PIN 1
INDICATOR
4.10
4.00 SQ
3.90
3.75 BSC
SQ
BOTTOM VIEW
Figure 56. 16-Lead Lead Frame Chip Scale Package [LFCSP]
4 mm × 4 mm Body and 0.85 mm Package Height with Hidden Paddle
(CP-16-19)
Dimensions shown in millimeters
Data Sheet AD8222
Rev. B | Page 23 of 24
ORDERING GUIDE
Model1
Temperature
Range Product Description Package Description
Package
Option
AD8222ACPZ-R7 −40°C to +85°C Standard Grade with Exposed Pad 16-Lead LFCSP, 7“ Tape and Reel CP-16-26
AD8222ACPZ-RL −40°C to +85°C Standard Grade with Exposed Pad 16-Lead LFCSP, 13“Tape and Reel CP-16-26
AD8222ACPZ-WP −40°C to +85°C Standard Grade with Exposed Pad 16-Lead LFCSP, Waffle Pack CP-16-26
AD8222BCPZ-R7 −40°C to +85°C High Performance Grade with Exposed Pad 16-Lead LFCSP, 7“ Tape and Reel CP-16-26
AD8222BCPZ-RL −40°C to +85°C High Performance Grade with Exposed Pad 16-Lead LFCSP, 13” Tape and Reel CP-16-26
AD8222BCPZ-WP −40°C to +85°C High Performance Grade with Exposed Pad 16-Lead LFCSP, Waffle Pack CP-16-26
AD8222HACPZ-R7 −40°C to +85°C Standard Grade Without Exposed Pad 16-Lead LFCSP, 7” Tape and Reel CP-16-19
AD8222HACPZ-RL −40°C to +85°C Standard Grade Without Exposed Pad 16-Lead LFCSP, 13” Tape and Reel CP-16-19
AD8222HACPZ-WP −40°C to +85°C Standard Grade Without Exposed Pad 16-Lead LFCSP, Waffle Pack CP-16-19
AD8222HBCPZ-R7 −40°C to +85°C High Performance Grade Without Exposed Pad 16-Lead LFCSP, 7” Tape and Reel CP-16-19
AD8222HBCPZ-RL −40°C to +85°C High Performance Grade Without Exposed Pad 16-Lead LFCSP, 13” Tape and Reel CP-16-19
AD8222HBCPZ-WP −40°C to +85°C High Performance Grade Without Exposed Pad 16-Lead LFCSP, Waffle Pack CP-16-19
AD8222-EVALZ Evaluation Board
1 Z = RoHS Compliant Part.
AD8222 Data Sheet
Rev. B | Page 24 of 24
NOTES
©2006–2016 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05947-0-5/16(B)