Datasheet
RL78/G13
RENESAS MCU
True Low Power Platform (as low as 66 µA/MHz, and 0.57 µA for RTC + LVD), 1. 6 V to 5.5 V
operation, 16 to 512 Kbyte Flash, 41 DMIPS at 32 MHz, for General Purpose Applications
Page 1 of 124
R01DS0131EJ0200
Rev.2.00
Oct 12, 2012
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1. OUTLINE
1.1 Features
Ultra-Low Power Technology
• 1.6 V to 5.5 V operation from a single supply
• Stop (RAM retained): 0.23 µA, (LVD enabled): 0.31
µA
• Halt (RTC + LVD): 0.57 µA
• Snooze: 0.70 mA (UART), 1.20 mA (ADC)
• Operating: 66 µA/MHz
16-bit RL78 CPU Core
• Delivers 41 DMIPS at maximum operating frequency
of 32 MHz
• Instruction Execution: 86% of instructions can be
executed in 1 to 2 clock cycles
• CISC Architecture (Harvard) with 3-stage pipeline
• Multiply Signed & Unsigned: 16 x 16 to 32-bit result in
1 clock cycle
• MAC: 16 x 16 to 32-bit result in 2 clock cycles
• 16-bit barrel shifter for shift & rotate in 1 clock cycle
• 1-wire on-chip debug function
Main Flash Memory
• Density: 16 KB to 512 KB
• Block size: 1 KB
• On-chip single voltage flash memory with protection
from block erase/writing
• Self-programming with secure boot swap function
and flash shield window function
Data Flash Memory
• Data Flash with background operation
• Data flash size: 4 KB to 8 KB size options
• Erase Cycles: 1 Million (typ.)
• Erase/programming voltage: 1.8 V to 5.5 V
RAM
• 2 KB to 32 KB size options
• Supports operands or instructions
• Back-up retention in all modes
High-speed On-chip Oscillator
• 32 MHz with +/− 1% accuracy over voltage (1.8 V to
5.5 V) and temperature (−20 °C to 85 °C)
• Pre-configured settings: 32 MHz, 24 MHz, 16 MHz,
12 MHz, 8 MHz, 4 MHz & 1 MHz
Reset and Supply Management
• Power-on reset (POR) monitor/generator
• Low voltage detection (LVD) with 14 setting options
(Interrupt and/or reset function)
Data Memory Access (DMA) Controller
• Up to 4 fully programmable chan nels
• Transfer unit: 8- or 16-bit
Multiple Communication Interfaces
• Up to 8 x I2C master
• Up to 2 x I2C multi-master
• Up to 8 x CSI/SPI (7-, 8-bit)
• Up to 4 x UART (7-, 8-, 9-bit)
• Up to 1 x LIN
Extended-Function Timers
• Multi-function 16-bit timers: Up to 16 channels
• Real-time clock (RTC): 1 channel (full calendar and
alarm function with watch correction function)
• Interval Timer: 12-bit, 1 channel
• 15 kHz watchdog timer : 1 channel (window function)
Rich Analog
• ADC: Up to 26 channels, 10-bit resolution, 2.1 µs
conversion time
• Supports 1.6 V
• Internal voltage reference (1.45 V)
• On-chip temperature sensor
Safety Features (IEC or UL 60730 compliance)
• Flash memory CRC calculation
• RAM parity error check
• RAM write protection
• SFR write protection
• Illegal memory access detection
• Clock stop/ frequency detection
• ADC self-test
General Purpose I/O
• 5V tolerant, high-current (up to 20 mA per pin)
• Open-Drain, Internal Pull-up support
Operating Ambient Temperature
• Standard: −40 °C to +85 °C
• Extended: −40 °C to +105 °C
Package Type and Pin Count
From 3mm x 3mm to 14mm x 20mm
QFP: 44, 48, 52, 64, 80, 100, 128
QFN: 24, 32, 40, 48
SSOP: 20, 30
LGA: 25, 36
BGA: 64
RL78/G13 CHAPTER 1 OUTLINE
Page 2 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
ROM, RAM capacities
RL78/G13 Flash
ROM
Data
flash
RAM
20 pins 24 pins 25 pins 30 pins 32 pins 36 pins
8 KB − − − R5F100AG R5F100BG R5F100CG 128
KB −
12
KB − − − R5F101AG R5F101BG R5F101CG
8 KB − − − R5F100AF R5F100BF R5F100CF 96
KB −
8 KB
− − − R5F101AF R5F101BF R5F101CF
4 KB R5F1006E R5F1007E R5F1008E R5F100AE R5F100BE R5F100CE 64
KB −
4 KB
Note 1 R5F1016E R5F1017E R5F1018E R5F101AE R5F101BE R5F101CE
4 KB R5F1006D R5F1007D R5F1008D R5F100AD R5F100BD R5F100CD 48
KB −
3 KB
R5F1016D R5F1017D R5F1018D R5F101AD R5F101BD R5F101CD
4 KB R5F1006C R5F1007C R5F1008C R5F100AC R5F100BC R5F100CC 32
KB −
2 KB
R5F1016C R5F1017C R5F1018C R5F101AC R5F101BC R5F101CC
4 KB R5F1006A R5F1007A R5F1008A R5F100AA R5F100BA R5F100CA 16
KB −
2 KB
R5F1016A R5F1017A R5F1018A R5F101AA R5F101BA R5F101CA
RL78/G13 Flash
ROM
Data
flash
RAM
40 pins 44 pins 48 pins 52 pins 64 pins 80 pins 100 pins 128 pins
8 KB − R5F100FL R5F100GL R5F100JL R5F100LL R5F100ML R5F100PL R5F100SL512
KB −
32 KB
Note 3 − R5F101FL R5F101GL R5F101JL R5F101LL R5F101ML R5F101PL R5F101SL
8 KB − R5F100FK R5F100GK R5F100JK R5F100LK R5F100MK R5F100PK R5F100SK384
KB −
24 KB
− R5F101FK R5F101GK R5F101JK R5F101LK R5F101MK R5F101PK R5F101SK
8 KB − R5F100FJ R5F100GJ R5F100JJ R5F100LJ R5F100MJ R5F100PJ R5F100SJ256
KB −
20 KB
Note 2 − R5F101FJ R5F101GJ R5F101JJ R5F101LJ R5F101MJ R5F101PJ R5F101SJ
8 KB R5F100EH R5F100FH R5F100GH R5F100JH R5F100LH R5F100MH R5F100PH R5F100SH192
KB −
16 KB
R5F101EH R5F101FH R5F101GH R5F101JH R5F101LH R5F101MH R5F101PH R5F101SH
8 KB R5F100EG R5F100FG R5F100GG R5F100JG R5F100LG R5F100MG R5F100PG − 128
KB −
12 KB
R5F101EG R5F101FG R5F101GG R5F101JG R5F101LG R5F101MG R5F101PG −
8 KB R5F100EF R5F100FF R5F100GF R5F100JF R5F100LF R5F100MF R5F100PF − 96
KB −
8 KB
R5F101EF R5F101FF R5F101GF R5F101JF R5F101LF R5F101MF R5F101PF −
4 KB R5F100EE R5F100FE R5F100GE R5F100JE R5F100LE − − − 64
KB −
4 KB
Note 1 R5F101EE R5F101FE R5F101GE R5F101JE R5F101LE − − −
4 KB R5F100ED R5F100FD R5F100GD R5F100JD R5F100LD − − − 48
KB −
3 KB
R5F101ED R5F101FD R5F101GD R5F101JD R5F101LD − − −
4 KB R5F100EC R5F100FC R5F100GC R5F100JC R5F100LC − − − 32
KB −
2 KB
R5F101EC R5F101FC R5F101GC R5F101JC R5F101LC − − −
4 KB R5F100EA R5F100FA R5F100GA − − − − − 16
KB −
2 KB
R5F101EA R5F101FA R5F101GA − − − − −
Notes 1.
This is about 3 KB when the self-programming function and data flash function are used.
2.
This is about 19 KB when the self-programming function and data flash function are used.
3.
This is about 31 KB when the self-programming function and data flash function are used.
RL78/G13 CHAPTER 1 OUTLINE
Page 3 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.2 Ordering Information
• Flash memory version (lead-free product)
(1/4)
Pin count Package Data flash Part Number
Mounted R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP
R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP
20 pins 20-pin plastic SSOP
(7.62 mm (300))
Not mounted R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP
R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP
Mounted R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA
R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA
24 pins 24-pin plastic WQFN
(fine pitch) (4 × 4)
Not mounted R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA
R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA
Mounted R5F1008AALA, R5F1008CALA, R5F1008DALA, R5F1008EALA
R5F1008ADLA, R5F1008CDLA, R5F1008DDLA, R5F1008EDLA
25 pins 25-pin plastic FLGA
(3 × 3)
Not mounted R5F1018AALA, R5F1018CALA, R5F1018DALA, R5F1018EALA
R5F1018ADLA, R5F1018CDLA, R5F1018DDLA, R5F1018EDLA
Mounted R5F100AAASP, R5F100ACASP, R5F100ADASP,
R5F100AEASP, R5F100AFASP, R5F100AGASP
R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP,
R5F100AFDSP, R5F100AGDSP
30 pins 30-pin plastic SSOP
(7.62 mm (300))
Not mounted R5F101AAASP, R5F101ACASP, R5F101ADASP,
R5F101AEASP, R5F101AFASP, R5F101AGASP
R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP,
R5F101AFDSP, R5F101AGDSP
Mounted R5F100BAANA, R5F100BCANA, R5F100BDANA, R5F100BEANA,
R5F100BFANA, R5F100BGANA
R5F100BADNA, R5F100BCDNA, R5F100BDDNA,
R5F100BEDNA, R5F100BFDNA, R5F100BGDNA
32 pins 32-pin plastic WQFN
(fine pitch)(5 × 5)
Not mounted R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA,
R5F101BFANA, R5F101BGANA
R5F101BADNA, R5F101BCDNA, R5F101BDDNA,
R5F101BEDNA, R5F101BFDNA, R5F101BGDNA
Mounted R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA,
R5F100CFALA, R5F100CGALA
R5F100CADLA, R5F100CCDLA, R5F100CDDLA, R5F100CEDLA,
R5F100CFDLA, R5F100CGDLA
36 pins 36-pin plastic FLGA
(4 × 4)
Not mounted R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA,
R5F101CFALA, R5F101CGALA
R5F101CADLA, R5F101CCDLA, R5F101CDDLA, R5F101CEDLA,
R5F101CFDLA, R5F101CGDLA
RL78/G13 CHAPTER 1 OUTLINE
Page 4 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
(2/4)
Pin count Package Data flash Part Number
Mounted R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA,
R5F100EFANA, R5F100EGANA, R5F100EHANA
R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA,
R5F100EFDNA, R5F100EGDNA, R5F100EHDNA
40 pins 40-pin plastic WQFN
(fine pitch)(6 × 6)
Not mounted R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA,
R5F101EFANA, R5F101EGANA, R5F101EHANA
R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA,
R5F101EFDNA, R5F101EGDNA, R5F101EHDNA
Mounted R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP,
R5F100FFAFP, R5F100FGAFP, R5F100FHAFP, R5F100FJAFP,
R5F100FKAFP, R5F100FLAFP
R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP,
R5F100FFDFP, R5F100FGDFP, R5F100FHDFP, R5F100FJDFP,
R5F100FKDFP, R5F100FLDFP
44 pins 44-pin plastic LQFP
(10 × 10)
Not mounted R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, R5F101FEAFP,
R5F101FFAFP, R5F101FGAFP, R5F101FHAFP, R5F101FJAFP,
R5F101FKAFP, R5F101FLAFP
R5F101FADFP, R5F101FCDFP, R5F101FDDFP, R5F101FEDFP,
R5F101FFDFP, R5F101FGDFP, R5F101FHDFP, R5F101FJDFP,
R5F101FKDFP, R5F101FLDFP
Mounted R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB,
R5F100GFAFB, R5F100GGAFB, R5F100GHAFB, R5F100GJAFB,
R5F100GKAFB, R5F100GLAFB
R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB,
R5F100GFDFB, R5F100GGDFB, R5F100GHDFB, R5F100GJDFB,
R5F100GKDFB, R5F100GLDFB
48-pin plastic LQFP
(fine pitch) (7 × 7)
Not mounted R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB,
R5F101GFAFB, R5F101GGAFB, R5F101GHAFB, R5F101GJAFB,
R5F101GKAFB, R5F101GLAFB
R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB,
R5F101GFDFB, R5F101GGDFB, R5F101GHDFB, R5F101GJDFB,
R5F101GKDFB, R5F101GLDFB
Mounted R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA,
R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA,
R5F100GKANA, R5F100GLANA
R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA,
R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA,
R5F100GKDNA, R5F100GLDNA
48 pins
48-pin plastic WQFN
(7 × 7)
Not mounted R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA,
R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA,
R5F101GKANA, R5F101GLANA
R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA,
R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA,
R5F101GKDNA, R5F101GLDNA
RL78/G13 CHAPTER 1 OUTLINE
Page 5 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
(3/4)
Pin count Package Data flash Part Number
Mounted R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA,
R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JKAFA,
R5F100JLAFA
R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA,
R5F100JGDFA, R5F100JHDFA, R5F100JJDFA, R5F100JKDFA,
R5F100JLDFA
52 pins 52-pin plastic LQFP
(10 × 10)
Not mounted R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA,
R5F101JGAFA, R5F101JHAFA, R5F101JJAFA, R5F101JKAFA,
R5F101JLAFA
R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA,
R5F101JGDFA, R5F101JHDFA, R5F101JJDFA, R5F101JKDFA,
R5F101JLDFA
Mounted R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA,
R5F100LGAFA, R5F100LHAFA, R5F100LJAFA, R5F100LKAFA,
R5F100LLAFA
R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LFDFA,
R5F100LGDFA, R5F100LHDFA, R5F100LJDFA, R5F100LKDFA,
R5F100LLDFA
64-pin plastic LQFP
(12 × 12)
Not mounted R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA,
R5F101LGAFA, R5F101LHAFA, R5F101LJAFA, R5F101LKAFA,
R5F101LLAFA
R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LFDFA,
R5F101LGDFA, R5F101LHDFA, R5F101LJDFA, R5F101LKDFA,
R5F101LLDFA
Mounted R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB,
R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LKAFB,
R5F100LLAFB
R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB,
R5F100LGDFB, R5F100LHDFB, R5F100LJDFB, R5F100LKDFB,
R5F100LLDFB
64-pin plastic LQFP
(fine pitch) (10 × 10)
Not mounted R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB,
R5F101LGAFB, R5F101LHAFB, R5F101LJAFB, R5F101LKAFB,
R5F101LLAFB
R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB,
R5F101LGDFB, R5F101LHDFB, R5F101LJDFB, R5F101LKDFB,
R5F101LLDFB
Mounted R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG,
R5F100LGABG, R5F100LHABG, R5F100LJABG
R5F100LCDBG, R5F100LDDBG, R5F100LEDBG, R5F100LFDBG,
R5F100LGDBG, R5F100LHDBG, R5F100LJDBG
64 pins
64-pin plastic FBGA
(4 × 4)
Not mounted R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG,
R5F101LGABG, R5F101LHABG, R5F101LJABG
R5F101LCDBG, R5F101LDDBG, R5F101LEDBG, R5F101LFDBG,
R5F101LGDBG, R5F101LHDBG, R5F101LJDBG
RL78/G13 CHAPTER 1 OUTLINE
Page 6 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
(4/4)
Pin count Package Data flash Part Number
Mounted R5F100MFAFA, R5F100MGAFA, R5F100MHAFA, R5F100MJAFA,
R5F100MKAFA, R5F100MLAFA
R5F100MFDFA, R5F100MGDFA, R5F100MHDFA,
R5F100MJDFA, R5F100MKDFA, R5F100MLDFA
80-pin plastic LQFP
(14 × 14)
Not mounted R5F101MFAFA, R5F101MGAFA, R5F101MHAFA, R5F101MJAFA,
R5F101MKAFA, R5F101MLAFA
R5F101MFDFA, R5F101MGDFA, R5F101MHDFA,
R5F101MJDFA, R5F101MKDFA, R5F101MLDFA
Mounted R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB,
R5F100MKAFB, R5F100MLAFB
R5F100MFDFB, R5F100MGDFB, R5F100MHDFB,
R5F100MJDFB, R5F100MKDFB, R5F100MLDFB
80 pins
80-pin plastic LQFP
(fine pitch) (12 × 12)
Not mounted R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB,
R5F101MKAFB, R5F101MLAFB
R5F101MFDFB, R5F101MGDFB, R5F101MHDFB,
R5F101MJDFB, R5F101MKDFB, R5F101MLDFB
Mounted R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB,
R5F100PKAFB, R5F100PLAFB
R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB,
R5F100PKDFB, R5F100PLDFB
100-pin plastic LQFP
(fine pitch) (14 × 14)
Not mounted R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB,
R5F101PKAFB, R5F101PLAFB
R5F101PFDFB, R5F101PGDFB, R5F101PHDFB, R5F101PJDFB,
R5F101PKDFB, R5F101PLDFB
Mounted R5F100PFAFA, R5F100PGAFA, R5F100PHAFA, R5F100PJAFA,
R5F100PKAFA, R5F100PLAFA
R5F100PFDFA, R5F100PGDFA, R5F100PHDFA, R5F100PJDFA,
R5F100PKDFA, R5F100PLDFA
100 pins
100-pin plastic LQFP
(14 × 20)
Not mounted R5F101PFAFA, R5F101PGAFA, R5F101PHAFA, R5F101PJAFA,
R5F101PKAFA, R5F101PLAFA
R5F101PFDFA, R5F101PGDFA, R5F101PHDFA, R5F101PJDFA,
R5F101PKDFA, R5F101PLDFA
Mounted R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB
R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB
128 pins 128-pin plastic LQFP
(fine pitch) (14 × 20)
Not mounted R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB
R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB
RL78/G13 CHAPTER 1 OUTLINE
Page 7 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
Figure 1-1. Part Number, Memory Size, and Package of RL78/G13
Part No. R 5 F 1 0 0 L E A x x x F B
Package type:
ROM number (Omitted with blank products)
ROM capacity:
RL78/G13 group
Renesas MCU
Renesas semiconductor product
SP
: SSOP, 0.65 mm pitch
FP : LQFP, 0.80 mm pitch
FA : LQFP, 0.65 mm pitch
FB : LQFP, 0.50 mm pitch
NA : WQFN, 0.50 mm pitch
LA : LGA, 0.50 mm pitch
BG : FBGA, 0.40 mm pitch
A
: 16 KB
C
: 32 KB
D
: 48 KB
E
: 64 KB
F
: 96 KB
G : 128 KB
H : 192 KB
J : 256 KB
K : 384 KB
L : 512 KB
Pin count:
6
: 20-pin
7
: 24-pin
8
: 25-pin
A
: 30-pin
B
: 32-pin
C
: 36-pin
E
: 40-pin
F
: 44-pin
G : 48-pin
J : 52-pin
L : 64-pin
M : 80-pin
P
: 100-pin
S
: 128-pin
Classification:
A : Consumer applications, operating ambient temperature : -40˚C to 85˚C
D : Industrial applications, operating ambient temperature : -40˚C to 85˚C
Memory type:
F : Flash memory
100 : Data flash is provided
101 : Data flash is not provided
Remark For details about extended-temperature products (operating ambient temperature: −40°C to 105°C),
contact a Renesas Electronics Corporation or an authorized Renesas Electronics Corporation
distributor.
<R>
RL78/G13 CHAPTER 1 OUTLINE
Page 8 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3 Pin Configuration (Top View)
1.3.1 20-pin products
• 20-pin plastic SSOP (7.62 mm (300))
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
P20/ANI0/AVREFP
P21/ANI1/AVREFM
P22/ANI2
P147/ANI18
P10/SCK00/SCL00
P11/SI00/RxD0/TOOLRxD/SDA00
P12/SO00/TxD0/TOOLTxD
P16/TI01/TO01/INTP5/SO11
P17/TI02/TO02/SI11/SDA11
P30/INTP3/SCK11/SCL11
P01/ANI16/TO00/RxD1
P00/ANI17/TI00/TxD1
P40/TOOL0
RESET
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
VSS
VDD
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remark For pin identification, see 1.4 Pin Identification.
RL78/G13 CHAPTER 1 OUTLINE
Page 9 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.2 24-pin products
• 24-pin plastic WQFN (fine pitch) (4 × 4)
12
11
10
9
8
7
19
20
21
22
23
24
18 17 16 15 14 13
1 2 3 4 5 6
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P01/ANI16/TO00/RxD1
P00/ANI17/TI00/TxD1
P40/TOOL0
RESET
exposed die pad
P22/ANI2
P147/ANI18
P10/SCK00/SCL00
P11/SI00/RxD0/TOOLRxD/SDA00
P12/SO00/TxD0/TOOLTxD
P16/TI01/TO01/INTP5
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P17/TI02/TO02/SO11
P50/INTP1/SI11/SDA11
P30/INTP3/SCK11/SCL11
P31/TI03/TO03/INTP4/PCLBUZ0
P61/SDAA0
P60/SCLA0
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remark For pin identification, see 1.4 Pin Identification.
RL78/G13 CHAPTER 1 OUTLINE
Page 10 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.3 25-pin products
• 25-pin plastic FLGA (3 × 3)
INDEX MARK
Top View Bottom View
5
4
3
2
1
ABCDE EDCBA
INDEX MARK
A B C D E
5 P40/TOOL0
RESET
P01/ANI16/
TO00/RxD1
P22/ANI2
P147/ANI18
5
4 P122/X2/
EXCLK
P137/INTP0
P00/ANI17/
TI00/TxD1
P21/ANI1/
AVREFM
P10/SCK00/
SCL00
4
3
P121/X1
VDD
P20/ANI0/
AVREFP
P12/SO00/
TxD0/
TOOLTxD
P11/SI00/
RxD0/
TOOLRxD/
SDA00
3
2 REGC
VSS
P30/INTP3/
SCK11/SCL11
P17/TI02/
TO02/SO11
P50/INTP1/
SI11/SDA11
2
1
P60/SCLA0
P61/SDAA0
P31/TI03/
TO03/INTP4/
PCLBUZ0
P16/TI01/
TO01/INTP5
P130
1
A B C D E
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remark For pin identification, see 1.4 Pin Identification.
RL78/G13 CHAPTER 1 OUTLINE
Page 11 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.4 30-pin products
• 30-pin plastic SSOP (7.62 mm (300))
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
P21/ANI1/AV
REFM
P22/ANI2
P23/ANI3
P147/ANI18
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P30/INTP3/SCK11/SCL11
P20/ANI0/AV
REFP
P01/ANI16/TO00/RxD1
P00/ANI17/TI00/TxD1
P120/ANI19
P40/TOOL0
RESET
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P60/SCLA0
P61/SDAA0
P31/TI03/TO03/INTP4/PCLBUZ0
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 12 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.5 32-pin products
• 32-pin plastic WQFN (5 × 5)
16
15
14
13
12
11
10
9
25
26
27
28
29
30
31
32
24 23 22 21 20 19 18 17
1 2 3 4 5 6 7 8
P147/ANI18
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P01/ANI16/TO00/RxD1
P00/ANI17/TI00/TxD1
P120/ANI19
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P30/INTP3/SCK11/SCL11
P70
P31/TI03/TO03/INTP4/PCLBUZ0
P62
P61/SDAA0
P60/SCLA0
exposed die pad
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P40/TOOL0
RESET
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 13 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.6 36-pin products
• 36-pin plastic FLGA (4 × 4)
Top View Bottom View
FEDCBA
ABCDEF
6
5
4
3
2
1
INDEX MARK
A B C D E F
6 P60/SCLA0 VDD P121/X1 P122/X2/EXCLK P137/INTP0 P40/TOOL0
6
5 P62 P61/SDAA0 VSS REGC RESET
P120/ANI19
5
4 P72/SO21 P71/SI21/
SDA21 P14/RxD2/SI20/
SDA20/(SCLA0)
/(TI03)/(TO03)
P31/TI03/TO03/
INTP4/
PCLBUZ0
P00/TI00/TxD1 P01/TO00/RxD1 4
3 P50/INTP1/
SI11/SDA11 P70/SCK21/
SCL21 P15/PCLBUZ1/
SCK20/SCL20/
(TI02)/(TO02)
P22/ANI2 P20/ANI0/
AVREFP P21/ANI1/
AVREFM 3
2
P30/INTP3/
SCK11/SCL11 P16/TI01/TO01/
INTP5/(RxD0) P12/SO00/
TxD0/TOOLTxD
/(TI05)/(TO05)
P11/SI00/RxD0/
TOOLRxD/
SDA00/(TI06)/
(TO06)
P24/ANI4 P23/ANI3
2
1 P51/INTP2/
SO11 P17/TI02/TO02/
(TxD0) P13/TxD2/
SO20/(SDAA0)/
(TI04)/(TO04)
P10/SCK00/
SCL00/(TI07)/
(TO07)
P147/ANI18 P25/ANI5 1
A B C D E F
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 14 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.7 40-pin products
• 40-pin plastic WQFN (6 × 6)
20
19
18
17
16
15
14
13
12
11
31
32
33
34
35
36
37
38
39
40 1 2 3 4 5 6 7 8 9 10
30 29 28 27 26 25 24 23 22 21
P50/INTP1/SI11/SDA11
P30/INTP3/RTC1HZ/SCK11/SCL11
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P31/TI03/TO03/INTP4/PCLBUZ0
P62
P61/SDAA0
P60/SCLA0
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P01/TO00/RxD1
P00/TI00/TxD1
P120/ANI19
exposed die pad
P147/ANI18
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 15 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.8 44-pin products
• 44-pin plastic LQFP (10 × 10)
33 32 31 30 29 28 27 26 25 24 23
1 2 3 4 5 6 7 8 9 10 11
34
35
36
37
38
39
40
41
42
43
44
22
21
20
19
18
17
16
15
14
13
12
P27/ANI7
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P01/TO00/RxD1
P00/TI00/TxD1
P120/ANI19
P147/ANI18
P146
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P50/INTP1/SI11/SDA11
P30/INTP3/RTC1HZ/SCK11/SCL11
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P31/TI03/TO03/INTP4/PCLBUZ0
P63
P62
P61/SDAA0
P60/SCLA0
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 16 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.9 48-pin products
• 48-pin plastic LQFP (fine pitch) (7 × 7)
36 35 34 33 32 31 30 29 28 27 26 25
1 2 3 4 5 6 7 8 9 10 11 12
37
38
39
40
41
42
43
44
45
46
47
48
24
23
22
21
20
19
18
17
16
15
14
13
P120/ANI19
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P140/PCLBUZ0/INTP6
P00/TI00/TxD1
P01/TO00/RxD1
P130
P20/ANI0/AV
REFP
P21/ANI1/AV
REFM
P22/ANI2
P23/ANI3
P24/ANI4
P25/ANI5
P26/ANI6
P27/ANI7
P147/ANI18
P146
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P60/SCLA0
P61/SDAA0
P62
P63
P31/TI03/TO03/INTP4/(PCLBUZ0)
P75/KR5/INTP9/SCK01/SCL01
P74/KR4/INTP8/SI01/SDA01
P73/KR3/SO01
P72/KR2/SO21
P71/KR1/SI21/SDA21
P70/KR0/SCK21/SCL21
P30/INTP3/RTC1HZ/SCK11/SCL11
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 17 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
• 48-pin plastic WQFN (7 × 7)
24
23
22
21
20
19
18
17
16
15
14
13
37
38
39
40
41
42
43
44
45
46
47
48
36 35 34 33 32 31 30 29 28 27 26 25
1 2 3 4 5 6 7 8 9 10 11 1 2
P147/ANI18
P146
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P120/ANI19
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P140/PCLBUZ0/INTP6
P00/TI00/TxD1
P01/TO00/RxD1
P130
P20/ANI0/AV
REFP
P21/ANI1/AV
REFM
P22/ANI2
P23/ANI3
P24/ANI4
P25/ANI5
P26/ANI6
P27/ANI7
P60/SCLA0
P61/SDAA0
P62
P63
P31/TI03/TO03/INTP4/(PCLBUZ0)
P75/KR5/INTP9/SCK01/SCL01
P74/KR4/INTP8/SI01/SDA01
P73/KR3/SO01
P72/KR2/SO21
P71/KR1/SI21/SDA21
P70/KR0/SCK21/SCL21
P30/INTP3/RTC1HZ/SCK11/SCL11
exposed die pad
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 18 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.10 52-pin products
• 52-pin plastic LQFP (10 × 10)
1 2 3 4 5 6 7 8 9 10 11 12 13
39 38 37 36 35 34 33 32 31 30 29 28 27
P27/ANI7
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P130
P03/ANI16/RxD1
P02/ANI17/TxD1
P01/TO00
P00/TI00
P140/PCLBUZ0/INTP6
P120/ANI19
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
V
DD
P147/ANI18
P146
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(RXD0)
P17/TI02/TO02/(TXD0)
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P30/INTP3/RTC1HZ/SCK11/SCL11
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3/SO01
P74/KR4/INTP8/SI01/SDA01
P75/KR5/INTP9/SCK01/SCL01
P76/KR6/INTP10/(RXD2)
P77/KR7/INTP11/(TXD2)
P31/TI03/TO03/INTP4/(PCLBUZ0)
P63
P62
P61/SDAA0
P60/SCLA0
26
25
24
23
22
21
20
19
18
17
16
15
14
40
41
42
43
44
45
46
47
48
49
50
51
52
Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 19 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.11 64-pin products
• 64-pin plastic LQFP (12 × 12)
• 64-pin plastic LQFP (fine pitch) (10 × 10)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
P27/ANI7
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P130
P04/SCK10/SCL10
P03/ANI16/SI10/RxD1/SDA10
P02/ANI17/SO10/TxD1
P01/TO00
P00/TI00
P141/PCLBUZ1/INTP7
P140/PCLBUZ0/INTP6
P30/INTP3/RTC1HZ/SCK11/SCL11
P05/TI05/TO05
P06/TI06/TO06
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3/SO01
P74/KR4/INTP8/SI01/SDA01
P75/KR5/INTP9/SCK01/SCL01
P76/KR6/INTP10/(RXD2)
P77/KR7/INTP11/(TXD2)
P31/TI03/TO03/INTP4/(PCLBUZ0)
P63
P62
P61/SDAA0
P60/SCLA0
P147/ANI18
P146
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(SI00)/(RXD0)
P17/TI02/TO02/(SO00)/(TXD0)
P55/(PCLBUZ1)/(SCK00)
P54
P53/(INTP11)
P52/(INTP10)
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
P120/ANI19
P43
P42/TI04/TO04
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
EV
SS0
V
DD
EV
DD0
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Cautions 1. Make EVSS0 pin the same potential as VSS pin.
2. Make VDD pin the potential that is higher than EVDD0 pin.
3. Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the
microcontroller must be reduced, it is recommended to supply separate powers to the VDD and
EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 20 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
• 64-pin plastic FBGA (4 × 4)
1
HGFEDCBA
2
3
4
5
6
7
8
ABCDEFGH
Top View Bottom View
Index mark
Pin No.
Name Pin No.
Name Pin No. Name Pin No.
Name
A1 P05/TI05/TO05 C1 P51/INTP2/SO11 E1 P13/TxD2/SO20/
(SDAA0)/(TI04)/(TO04)
G1 P146
A2 P30/INTP3/RTC1HZ
/SCK11/SCL11
C2 P71/KR1/SI21/SDA21 E2 P14/RxD2/SI20/SDA20
/(SCLA0)/(TI03)/(TO03)
G2 P25/ANI5
A3 P70/KR0/SCK21
/SCL21
C3 P74/KR4/INTP8/SI01
/SDA01
E3 P15/SCK20/SCL20/
(TI02)/(TO02)
G3 P24/ANI4
A4 P75/KR5/INTP9
/SCK01/SCL01
C4 P52/(INTP10) E4 P16/TI01/TO01/INTP5
/(SI00)/(RxD0)
G4 P22/ANI2
A5 P77/KR7/INTP11/
(TxD2)
C5 P53/(INTP11) E5 P03/ANI16/SI10/RxD1
/SDA10
G5 P130
A6 P61/SDAA0 C6 P63 E6 P41/TI07/TO07 G6 P02/ANI17/SO10/TxD1
A7 P60/SCLA0 C7 VSS E7 RESET G7 P00/TI00
A8 EVDD0 C8 P121/X1 E8 P137/INTP0 G8 P124/XT2/EXCLKS
B1 P50/INTP1/SI11
/SDA11
D1 P55/(PCLBUZ1)/
(SCK00)
F1 P10/SCK00/SCL00/
(TI07)/(TO07)
H1 P147/ANI18
B2 P72/KR2/SO21 D2 P06/TI06/TO06 F2 P11/SI00/RxD0
/TOOLRxD/SDA00/
(TI06)/(TO06)
H2 P27/ANI7
B3 P73/KR3/SO01 D3 P17/TI02/TO02/
(SO00)/(TxD0)
F3 P12/SO00/TxD0
/TOOLTxD/(INTP5)/
(TI05)/(TO05)
H3 P26/ANI6
B4 P76/KR6/INTP10/
(RxD2)
D4 P54 F4 P21/ANI1/AVREFM H4 P23/ANI3
B5 P31/TI03/TO03
/INTP4/(PCLBUZ0)
D5 P42/TI04/TO04 F5 P04/SCK10/SCL10 H5 P20/ANI0/AVREFP
B6 P62 D6 P40/TOOL0 F6 P43 H6 P141/PCLBUZ1/INTP7
B7 VDD D7 REGC F7 P01/TO00 H7 P140/PCLBUZ0/INTP6
B8 EVSS0 D8 P122/X2/EXCLK F8 P123/XT1 H8 P120/ANI19
Cautions 1. Make EVSS0 pin the same potential as VSS pin.
2. Make VDD pin the potential that is higher than EVDD0 pin.
3. Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the
microcontroller must be reduced, it is recommended to supply separate powers to the VDD and
EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 21 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.12 80-pin products
• 80-pin plastic LQFP (14 × 14)
• 80-pin plastic LQFP (fine pitch) (12 × 12)
P152/ANI10
P151/ANI9
P150/ANI8
P27/ANI7
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P130
P04/SCK10/SCL10
P03/ANI16/SI10/RxD1/SDA10
P02/ANI17/SO10/TxD1
P01/TO00
P00/TI00
P144/SO30/TxD3
P143/SI30/RxD3/SDA30
P142/SCK30/SCL30
P153/ANI11
P100/ANI20
P147/ANI18
P146
P111/(INTP11)
P110/(INTP10)
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(SI00)/(RXD0)
P17/TI02/TO02/(SO00)/(TXD0)
P55/(PCLBUZ1)/(SCK00)
P54/SCK31/SCL31
P53/SI31/SDA31
P52/SO31
P51/INTP2/SO11
P50/INTP1/SI11/SDA11
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
P30/INTP3/RTC1HZ/SCK11/SCL11
P05/TI05/TO05
P06/TI06/TO06
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P74/KR4/INTP8
P75/KR5/INTP9
P76/KR6/INTP10/(RXD2)
P77/KR7/INTP11/(TXD2)
P67/TI13/TO13
P66/TI12/TO12
P65/TI11/TO11
P64/TI10/TO10
P31/TI03/TO03/INTP4/(PCLBUZ0)
P63/SDAA1
P62/SCLA1
P61/SDAA0
P60/SCLA0
P141/PCLBUZ1/INTP7
P140/PCLBUZ0/INTP6
P120/ANI19
P45/SO01
P44/SI01/SDA01
P43/SCK01/SCL01
P42/TI04/TO04
P41/TI07/TO07
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
EV
SS0
V
DD
EV
DD0
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
Cautions 1. Make EVSS0 pin the same potential as VSS pin.
2. Make VDD pin the potential that is higher than EVDD0 pin.
3. Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the
microcontroller must be reduced, it is recommended to supply separate powers to the VDD and
EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 22 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.13 100-pin products
• 100-pin plastic LQFP (fine pitch) (14 × 14)
P142/SCK30/SCL30
P141/PCLBUZ1/INTP7
P140/PCLBUZ0/INTP6
P120/ANI19
P47/INTP2
P46/INTP1/TI05/TO05
P45/SO01
P44/SI01/SDA01
P43/SCK01/SCL01
P42/TI04/TO04
P41
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
EV
SS0
V
DD
EV
DD0
P60/SCLA0
P61/SDAA0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
P100/ANI20
P147/ANI18
P146/(INTP4)
P111/(INTP11)
P110/(INTP10)
P101
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(SI00)/(RXD0)
P17/TI02/TO02/(SO00)/(TXD0)
P57/(INTP3)
P56/(INTP1)
P55/(PCLBUZ1)/(SCK00)
P54/SCK31/SCL31
P53/SI31/SDA31
P52/SO31
P51/SO11
P50/SI11/SDA11
EV
DD1
P30/INTP3/RTC1HZ/SCK11/SCL11
P87/(INTP9)
P156/ANI14
P155/ANI13
P154/ANI12
P153/ANI11
P152/ANI10
P151/ANI9
P150/ANI8
P27/ANI7
P26/ANI6
P25/ANI5
P24/ANI4
P23/ANI3
P22/ANI2
P21/ANI1/AV
REFM
P20/ANI0/AV
REFP
P130
P102/TI06/TO06
P04/SCK10/SCL10
P03/ANI16/SI10/RxD1/SDA10
P02/ANI17/SO10/TxD1
P01/TO00
P00/TI00
P145/TI07/TO07
P144/SO30/TxD3
P143/SI30/RxD3/SDA30
P86/(INTP8)
P85/(INTP7)
P84/(INTP6)
P83
P82/(SO10)/(TXD1)
P81/(SI10)/(RXD1)/(SDA10)
P80/(SCK10)/(SCL10)
EV
SS1
P05
P06
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P74/KR4/INTP8
P75/KR5/INTP9
P76/KR6/INTP10/(RXD2)
P77/KR7/INTP11/(TXD2)
P67/TI13/TO13
P66/TI12/TO12
P65/TI11/TO11
P64/TI10/TO10
P31/TI03/TO03/INTP4/(PCLBUZ0)
P63/SDAA1
P62/SCLA1
75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Cautions 1. Make EVSS0, EVSS1 pins the same potential as VSS pin.
2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
3. Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the
microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0
and EVDD1 pins and connect the VSS, EVSS0 and EVSS1 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 23 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
• 100-pin plastic LQFP (14 × 20)
P140/PCLBUZ0/INTP6
P141/PCLBUZ1/INTP7
P142/SCK30/SCL30
P143/SI30/RxD3/SDA30
P144/SO30/TxD3
P145/TI07/TO07
P00/TI00
P01/TO00
P02/ANI17/SO10/TxD1
P03/ANI16/SI10/RxD1/SDA10
P04/SCK10/SCL10
P102/TI06/TO06
P130
P20/ANI0/AV
REFP
P21/ANI1/AV
REFM
P22/ANI2
P23/ANI3
P24/ANI4
P25/ANI5
P26/ANI6
P27/ANI7
P150/ANI8
P151/ANI9
P152/ANI10
P153/ANI11
P154/ANI12
P155/ANI13
P156/ANI14
P100/ANI20
P147/ANI18
P60/SCLA0
P61/SDAA0
P62/SCLA1
P63/SDAA1
P31/TI03/TO03/INTP4/(PCLBUZ0)
P64/TI10/TO10
P65/TI11/TO11
P66/TI12/TO12
P67/TI13/TO13
P77/KR7/INTP11/(TXD2)
P76/KR6/INTP10/(RXD2)
P75/KR5/INTP9
P74/KR4/INTP8
P73/KR3
P72/KR2/SO21
P71/KR1/SI21/SDA21
P70/KR0/SCK21/SCL21
P06
P05
EV
SS1
P80/(SCK10)/(SCL10)
P81/(SI10)/(RXD1)/(SDA10)
P82/(SO10)/(TXD1)
P83
P84/(INTP6)
P85/(INTP7)
P86/(INTP8)
P87/(INTP9)
P30/INTP3/RTC1HZ/SCK11/SCL11
EV
DD1
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
P146/(INTP4)
P111/(INTP11)
P110/(INTP10)
P101
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(SI00)/(RXD0)
P17/TI02/TO02/(SO00)/(TXD0)
P57/(INTP3)
P56/(INTP1)
P55/(PCLBUZ1)/(SCK00)
P54/SCK31/SCL31
P53/SI31/SDA31
P52/SO31
P51/SO11
P50/SI11/SDA11
P120/ANI19
P47/INTP2
P46/INTP1/TI05/TO05
P45/SO01
P44/SI01/SDA01
P43/SCK01/SCL01
P42/TI04/TO04
P41
P40/TOOL0
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
V
SS
EV
SS0
V
DD
EV
DD0
Cautions 1. Make EVSS0, EVSS1 pins the same potential as VSS pin.
2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
3. Connect the REGC pin to Vss via a capacitor (0.47 to 1
μ
F).
Remarks 1. For pin identification, see 1.4 Pin Identification.
2. When using the microcontroller for an application where the noise generated inside the
microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0
and EVDD1 pins and connect the VSS, EVSS0 and EVSS1 pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O
redirection register (PIOR).
RL78/G13 CHAPTER 1 OUTLINE
Page 24 of 124
R01DS0131EJ0200 Rev.2.00
Oct 12, 2012
1.3.14 128-pin products
• 128-pin plastic LQFP (fine pitch) (14 × 20)
P100/ANI20
P147/ANI18
P146/(INTP4)
P111/(INTP11)
P110/(INTP10)
P101
P117/ANI24
P116/ANI25
P115/ANI26
P114
P113
P112
P97/SO11
P96/SI11/SDA11
P95/SCK11/SCL11
P94
P93
P92
P91
P90
P10/SCK00/SCL00/(TI07)/(TO07)
P11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)
P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)
P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)
P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)
P15/SCK20/SCL20/(TI02)/(TO02)
P16/TI01/TO01/INTP5/(SI00)/(RXD0)
P17/TI02/TO02/(SO00)/(TXD0)
P57/(INTP3)
P56/(INTP1)
P55/(PCLBUZ1)/(SCK00)
P54/SCK31/SCL31
P53/SI31/SDA31
P52/SO31
P51
P50
P30/INTP3/RTC1HZ
P87/(INTP9)
P142/SCK30/SCL30
P141/PCLBUZ1/INTP7
P140/PCLBUZ0/INTP6
P120/ANI19
P37/ANI21
P36/ANI22
P35/ANI23
P34
P33
P32
P106/TI17/TO17
P105/TI16/TO16
P104/TI15/TO15
P103/TI14/TO14
P47/INTP2
P46/INTP1/TI05/TO05
P45/SO01
P44/SI01/SDA01
P43/SCK01/SCL01
P42/TI04/TO04
P41
P40/TOOL0
P127
P126
P125
RESET
P124/XT2/EXCLKS
P123/XT1
P137/INTP0
P122/X2/EXCLK
P121/X1
REGC
VSS
EVSS0
VDD
EVDD0
P60/SCLA0
P61/SDAA0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
P86/(INTP8)
P85/(INTP7)
P84/(INTP6)
P83
P82/(SO10)/(TXD1)
P81/(SI10)/(RXD1)/(SDA10)
P80/(SCK10)/(SCL10)
EVDD1
EVSS1
P05
P06
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P74/KR4/INTP8
P75/KR5/INTP9
P76/KR6/INTP10/(RXD2)
P77/KR7/INTP11/(TXD2)
P67/TI13/TO13
P66/TI12/TO12
P65/TI11/TO11
P64/TI10/TO10
P31/TI03/TO03/INTP4/(PCLBUZ0)
P63/SDAA1
P62/SCLA1
P156/ANI14
P155/ANI13
P154/ANI12
P153/ANI11
P152/ANI10
P151/ANI9