MOSEL VITELIC
1
V43658R04VTG-75
3.3 VOLT 8M x 64 HIGH PERFORMANCE
PC133 UNBUFFERED SDRAM MODULE
PRELIMINARY
V43658R04VTG-75 Rev. 1.3 September 2000
Features
■
168 Pin Unbuffered 8,388,608 x 64 bit
Oganization SDRAM DIMM
■
Utilizes High Performance 128 Mbit, 8M x 16
SDRAM in TSOPII-54 Packages
■
Fully PC Board Layout Compatible to INTEL’S
Rev 1.0 Module Specification
■
Single +3.3V (
±
0.3V) Power Supply
■
Programmable CAS Latency, Burst Length, and
Wrap Sequence (Sequential & Interleave)
■
Auto Refresh (CBR) and Self Refresh
■
All Inputs, Outputs are LVTTL Compatible
■
4096 Refresh Cycles every 64 ms
■
Serial Present Detect (SPD)
■
SDRAM Performance
■
Supported Latencies at 133 MHz Operation
Description
The V43658R04VTG-75 memory module is
organized 8,388,608 x 64 bits in a 168 pin dual in
line memory module (DIMM). The 8M x 64 memory
module uses 4 Mosel-Vitelic 8M x 16 SDRAM. The
x64 modules are ideal for use in high performance
computer systems where increased memory
density and fast access times are required.
Component Used -7 Units
t
CK
Clock Frequency (max.) 143 MHz
t
AC
Clock Access Time CAS
Latency = 3 5.4 ns
CL t
RCD
t
RP
t
RC
3338CLK
V43658R04VTG-75-01
2
V43658R04VTG-75 Rev. 1.3 September 2000
MOSEL VITELIC
V43658R04VTG-75
Pin Configurations (Front Side/Back Side)
Notes:
* These pins are not used in this module.
Pin Front Pin Front Pin Front Pin Back Pin Back Pin Back
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
VSS
I/O1
I/O2
I/O3
I/O4
VCC
I/O5
I/O6
I/O7
I/O8
I/O9
VSS
I/O10
I/O11
I/O12
I/O13
I/O14
VCC
I/O15
I/O16
CBO*
CB1*
VSS
NC
NC
VCC
WE
DQM0
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
DQM1
CS0
DU
VSS
A0
A2
A4
A6
A8
A10(AP)
BA1
VCC
VCC
CLK0
VSS
DU
CS2
DQM2
DQM3
DU
VCC
NC
NC
CB2*
CB3*
VSS
I/O17
I/O18
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
I/O19
I/O20
VCC
I/O21
NC
DU
CKE1
VSS
I/O22
I/O23
I/O24
VSS
I/O25
I/O26
I/O27
I/O28
VCC
I/O29
I/O30
I/O31
I/O32
VSS
CLK2
NC
WP
SDA
SCL
VCC
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
VSS
I/O33
I/O34
I/O35
I/O36
VCC
I/O37
I/O38
I/O39
I/O40
I/O41
VSS
I/O42
I/O43
I/O44
I/O45
I/O46
VCC
I/O47
I/O48
CB4*
CB5*
VSS
NC
NC
VCC
CAS
DQM4
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
DQM5
CS1
RAS
VSS
A1
A3
A5
A7
A9
BA0
A11
VCC
CLK1
NC
VSS
CKE0
CS3
DQM6
DQM7
DU
VCC
NC
NC
CB6*
CB7*
VSS
I/O49
I/O50
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
I/O51
I/O52
VCC
I/O53
NC
DU
NC
VSS
I/O54
I/O55
I/O56
VSS
I/O57
I/O58
I/O59
I/O60
VCC
I/O61
I/O62
I/O63
I/O64
VSS
CLK3
NC
SA0
SA1
SA2
VCC
Pin Names
A0–A11 Address Inputs
I/O1–I/O64 Data Inputs/Outputs
RAS Row Address Strobe
CAS Column Address Strobe
WE Read/Write Input
BA0, BA1 Bank Selects
CKE0, CKE1 Clock Enable
CS0–CS3 Chip Select
CLK0–CLK3 Clock Input
DQM0–DQM7 Data Mask
VCC Power (+3.3 Volts)
VSS Ground
SCL Clock for Presence Detect
SDA Serial Data OUT for Presence
Detect
SA0–A2 Serial Data IN for Presence
Detect
CB0–CB7 Check Bits (x72 Organization)
NC No Connection
DU Don’t Use
MOSEL VITELIC
V43658R04VTG-75
3
V43658R04VTG-75 Rev. 1.3 September 2000
Part Number Information
Block Diagram
SDRAM
3.3V
V43658R04VTG-75-02
4
MOSEL-VITELIC
MANUFACTURED
V
168 PIN UNBUFFERED
DIMM X 16 COMPONENT
R
REFRESH
RATE 4K
03
DEPTH
8
4 BANKS
4
TSOP
WIDTH
65
LVTTL
V
GOLD
G75-
133 MHz
(PC133 3-3-3)
T
DQM0
I/O1–I/O8
CS0
10Ω
10Ω
10Ω
10Ω
DQM4
I/O33–I/O40
DQM1
I/O9–I/O16 DQM5
I/O41–I/O48
DQM2
I/O17–I/O24 10Ω
10Ω
10Ω
10Ω
DQM6
I/O49–I/O56
DQM3
I/O25–I/O32 DQM7
I/O57–I/O64
V43658R04VTG-75-03
CKE: SDRAM D0-D3
SDRAM D0-D3
A(11:0): SDRAM D0-D3
BA0, BA1: SDRAM D0-D3
CKE0
RAS, CAS, WE
A(11:0)
BA0, BA1
10Ω
CLK1, CLK3
D0-D3
D0-D3
10pF
VCC
VSS
SCL
SA2
SA1
SA0
SDA
WP
E2PROM SPD (256 WORD X 8 BIT)
47K
CLOCK WIRING
CLK0 4 SDRAM +15pF
CLK1 Termination
CLK2 Termination
CLK3 Termination
LDQM
I/O1–I/O8
UDQM
I/O1–I/O8
LDQM
I/O1–I/O8
UDQM
I/O1–I/O8
CS
D2
CS
D3
LDQM
I/O1–I/O8
CS
UDQM
I/O1–I/O8 D0
LDQM
I/O1–I/O8
CS
UDQM
I/O1–I/O8 D1
4
V43658R04VTG-75 Rev. 1.3 September 2000
MOSEL VITELIC
V43658R04VTG-75
Serial Presence Detect Information
A serial presence detect storage device -
E
2
PROM - is assembled onto the module. Informa-
tion about the module configuration, speed, etc. is
written into the E
2
PROM device during module pro-
duction using a serial presence detect protocol (I
2
C
synchronous 2-wire bus)
SPD-Table for PC133 modules:
Byte Number Function Described SPD Entry Value
Hex Value
8Mx64
0 Number of SPD bytes 128 80
1 Total bytes in Serial PD 256 08
2 Memory Type SDRAM 04
3 Number of Row Addresses (without BS bits) 12 0C
4 Number of Column Addresses (for x16 SDRAM) 9 09
5 Number of DIMM Banks 1 01
6 Module Data Width 64 40
7 Module Data Width (continued) 0 00
8 Module Interface Levels LVTTL 01
9 SDRAM Cycle Time at CL=3 7.5 ns 75
10 SDRAM Access Time from Clock at CL=3 5.4 ns 54
11 Dimm Config (Error Det/Corr.) none 00
12 Refresh Rate/Type Self-Refresh, 15.6
µ
s80
13 SDRAM width, Primary x16 10
14 Error Checking SDRAM Data Width n/a / x8 00
15 Minimum Clock Delay from Back to Back Random
Column Address t
ccd
= 1 CLK 01
16 Burst Length Supported 1, 2, 4, 8 & full Page 8F
17 Number of SDRAM Banks 4 04
18 Supported CAS Latencies CL = 3 04
19 CS Latencies CS Latency = 0 01
20 WE Latencies WL = 0 01
21 SDRAM DIMM Module Attributes Non Buffered/Non Reg. 00
22 SDRAM Device Attributes: General Vcc tol
±
10% 0E
23 Minimum Clock Cycle Time at CAS Latency = 2 Not Supported 00
24 Maximum Data Access Time from Clock for CL = 2 Not Supported 00
25 Minimum Clock Cycle Time at CL = 1 Not Supported 00
26 Maximum Data Access Time from Clock at CL = 1 Not Supported 00
27 Minimum Row Precharge Time 20 ns 14
28 Minimum Row Active to Row Active Delay t
RRD
15 ns 0F
29 Minimum RAS to CAS Delay t
RCD
20 ns 14
30 Minimum RAS Pulse Width t
RAS
45 ns 2D
MOSEL VITELIC
V43658R04VTG-75
5
V43658R04VTG-75 Rev. 1.3 September 2000
DC Characteristics
T
A
= 0
°
C to 70
°
C; V
SS
= 0 V; V
DD
, V
DDQ
= 3.3V
±
0.3V
31 Module Bank Density (Per Bank) 64 MByte 10
32 SDRAM Input Setup Time 1.5 ns 15
33 SDRAM Input Hold Time 0.8 ns 08
34 SDRAM Data Input Setup Time 1.5 ns 15
35 SDRAM Data Input Hold Time 0.8 ns 08
62-61 Superset Information (May be used in Future) 00
62 SPD Revision Revision 2 02
63 Checksum for Bytes 0 - 62 94
64 Manufacturer’s JEDEC ID Code Mosel Vitelic 40
65-71 Manufacturer’s JEDEC ID Code (cont.) 00
72 Manufacturing Location
73-90 Module Part Number (ASCII) V43658R04VTG-75
91-92 PCB Identification Code
93 Assembly Manufacturing Date (Year)
94 Assembly Manufacturing Date (Week)
95-98 Assembly Serial Number
99-125 Reserved 00
126 Intel Specification for Frequency 64
127 Reserved 00
128+ Unused Storage Location 00
Symbol Parameter
Limit Values
UnitMin. Max.
V
IH
Input High Voltage 2.0 V
CC
+0.3 V
V
IL
Input Low Voltage –0.5 0.8 V
V
OH
Output High Voltage (I
OUT
= –2.0 mA) 2.4 — V
V
OL
Output Low Voltage (I
OUT
= 2.0 mA) — 0.4 V
I
I(L)
Input Leakage Current, any input
(0 V < V
IN
< 3.6 V, all other inputs = 0V) –40 40
µ
A
I
O(L)
Output leakage current
(DQ is disabled, 0V < V
OUT
< V
CC
)–40 40
µ
A
SPD-Table for PC133 modules: (Continued)
Byte Number Function Described SPD Entry Value
Hex Value
8Mx64
6
V43658R04VTG-75 Rev. 1.3 September 2000
MOSEL VITELIC
V43658R04VTG-75
Capacitance
T
A
= 0
°
C to 70
°
C; V
DD
= 3.3V
±
0.3V, f = 1 MHz
Operating Currents
T
A
= 0
°
C to 70
°
C, V
CC
= 3.3V
±
0.3V (Recommended operating conditions otherwise noted)
Notes:
1. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t
CK
and
t
RC
. Input signals are changed one time during t
CK
.
2. These parameter depend on output loading. Specified values are obtained with output open.
Symbol Parameter
Limit Values
UnitMax. 8M x 64
C
I1
Input Capacitance (A0 to A11, RAS, CAS, WE)60pF
C
I2
Input Capacitance (CS0-CS3)30pF
C
ICL
Input Capacitance (CLK0-CLK3) 22 pF
C
I3
Input Capacitance (CKE0, CKE1) 50 pF
C
I4
Input Capacitance (DQM0-DQM7) 15 pF
C
IO
Input/Output Capacitance (I/O1-I/064) 15 pF
C
SC
Input Capacitance (SCL, SA0-2) 8 pF
C
SD
Input/Output Capacitance (SA0-SA2) 10 pF
Symbol
Parameter & Test Condition
Max.
Unit Note-75
ICC1 Operating Current
t
RC
= t
RCMIN.
, t
RC
= t
CKMIN
.
Active-precharge command cycling,
without Burst Operation
1 bank operation 600 mA 7
ICC2P Precharge Standby Current in Power Down Mode
CS =V
IH
, CKE
≤
V
IL(max)
t
CK
= min. 8 mA 7
ICC2PS t
CK
= Infinity 4 mA 7
ICC2N Precharge Standby Current in Non-Power Down Mode
CS =V
IH
, CKE
≥
V
IL(max)
t
CK
= min. 200 mA
ICC2NS t
CK
= Infinity 20 mA
ICC3 No Operating Current
t
CK
= min, CS = V
IH(min)
bank ; active state ( 4 banks)
CKE
≥
V
IH(MIN.)
280 mA
ICC3P CKE
≥
V
IL(MAX.)
(Power down mode) 32 mA
ICC4 Burst Operating Current
t
CK
= min
Read/Write command cycling
600 mA 7,8
ICC5 Auto Refresh Current
t
CK = min
Auto Refresh command cycling
900 mA 7
ICC6 Self Refresh Current
Self Refresh Mode, CKE=0.2V 4mA
L-version 2 mA
MOSEL VITELIC
V43658R04VTG-75
7
V43658R04VTG-75 Rev. 1.3 September 2000
AC Characteristics
TA = 0° to 70°C; VSS = 0V; VCC = 3.3V ± 0.3V, tT = 1 ns
# Symbol Parameter
Limit Values
Unit Note
-75
Min. Max.
Clock and Clock Enable
1t
CK Clock Cycle Time
CAS Latency = 3
CAS Latency = 2 7.5
10 –
–
s
ns
ns
2t
CK Clock Frequency
CAS Latency = 3
CAS Latency = 2 –
–133
100 MHz
MHz
3t
AC Access Time from Clock
CAS Latency = 3
CAS Latency = 2 –
_5.4
6ns
ns
2, 4
4t
CH Clock High Pulse Width 2.5 – ns
5t
CL Clock Low Pulse Width 2.5 – ns
6t
T
Transition Tim 0.3 1.2 ns
Setup and Hold Times
7t
IS Input Setup Time 1.5 – ns 5
8t
IH Input Hold Time 0.8 – ns 5
9t
CKS Input Setup Time 1.5 – ns 5
10 tCKH CKE Hold Time 0.8 – ns 5
11 tRSC Mode Register Set-up Time 15 – ns
12 tSB Power Down Mode Entry Time 0 7.5 ns
Common Parameters
13 tRCD Row to Column Delay Time 20 – ns 6
14 tRP Row Precharge Time 20 – ns 6
15 tRAS Row Active Time 45 100K ns 6
16 tRC Row Cycle Time 60 – ns 6
17 tRRD Activate(a) to Activate(b) Command Period 15 – ns 6
18 tCCD CAS(a) to CAS(b) Command Period 1 – CLK
Refresh Cycle
19 tREF Refresh Period (4096 cycles) —64 ms
20 tSREX Self Refresh Exit Time 10 ns
8
V43658R04VTG-75 Rev. 1.3 September 2000
MOSEL VITELIC
V43658R04VTG-75
Read Cycle
21 tOH Data Out Hold Time 2.7 – ns 2
22 tLZ Data Out to Low Impedance Time 1 – ns
23 tHZ Data Out to High Impedance Time – 5.4 ns 7
24 tDQZ DQM Data Out Disable Latency – 2 CLK
Write Cycle
25 tWR Write Recovery Time 1 – CLK
26 tDQW DQM Write Mask Latency 0 – CLK
AC Characteristics
TA = 0° to 70°C; VSS = 0V; VCC = 3.3V ± 0.3V, tT = 1 ns (Continued)
# Symbol Parameter
Limit Values
Unit Note
-75
Min. Max.
MOSEL VITELIC
V43658R04VTG-75
9
V43658R04VTG-75 Rev. 1.3 September 2000
Notes:
1. The specified values are valid when addresses are changed no more than once during tCK(min.) and when No
Operation commands are registered on every rising clock edge during tRC(min). Values are shown per module bank.
2. The specified values are valid when data inputs (DQ’s) are stable during tRC(min.).
3. All AC characteristics are shown for device level.
An initial pause of 100 µs is required after power-up, then a Precharge All Banks command must be given followed
by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have VIL = 0.4V and VIH = 2.4V with the timing referenced to the 1.4V crossover point. The transition
time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit
shown. Specific tac and toh parameters are measured with a 50 pF only, without any resistive termination and with
a input signal of 1V / ns edge rate between 0.8V and 2.0V.
5. If clock rising time is longer than 1 ns, a time (tT/2 -0.5) ns has to be added to this parameter.
6. Rated at 1.5V
7. If tT is longer than 1 ns, a time (tT -1) ns has to be added to this parameter.
8. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be
given to “wake-up” the device.
9. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self
Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is reg-
istered.
10. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
11. tDAL is equivalent to tDPL + tRP.
1.4V
1.4V
tSETUP tHOLD
tAC tAC
tLZ tOH
tHZ
CLOCK
INPUT
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
2.4V
0.4V
tT
tCL
tCH
I/O
Measurement conditions for
tac and toh
50 pF
10
V43658R04VTG-75 Rev. 1.3 September 2000
MOSEL VITELIC
V43658R04VTG-75
Package Diagram
SDRAM DIMM Module Package
V43658R04VTG-75-04
127.35
133.35
42.18
D
66.68
3.0
35.00
17.78
11011 4041 84
85 94 95 124 125 168
BA
6.35
2.26
RADIUS
1.27 + 0.10
Detail A
3.125
8.25 4.45
2.0
C
6.35
Detail B
3.125
2.0
1.0 + 0.5
1.27
Detail C
2.4 min.
0.2 ± 0.15
Tolerances: ± (0.13) unless otherwise specified.
(2.54 max)
All measurements in mm
1.27 ± 0.100
MOSEL VITELIC
V43658R04VTG-75
11
V43658R04VTG-75 Rev. 1.3 September 2000
Label Information
CL = 3 (CLK)
tRCD = 3 (CLK)
tRP = 3 (CLK) tAC = 5.4 ns V436518R04VTG-75-05
333U
UNBUFFERED DIMM
PC133 54
JEDEC SPD Revision 2.0
2
V43658R04VTG-75
PC133U-333-542-A
Taiwan XXXX-XXXXXXX
A
Gerber file Intel® PC100 x 8 Based
-- -
MOSEL VITELIC
Part Number
DIMM manufacture date code Trace Code
Criteria of PC100 or PC133
(refer to MVI datasheet)
MOSEL VITELIC
WORLDWIDE OFFICES V43658R04VTG-75
© Copyright 2000, MOSEL VITELIC Inc. 9/00
Printed in U.S.A.
MOSEL VITELIC 3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461
The information in this document is subject to change without
notice.
MOSEL VITELIC makes no commitment to update or keep cur-
rent the information contained in this document. No part of this
document may be copied or reproduced in any form or by any
means without the prior written consent of MOSEL-VITELIC.
MOSEL VITELIC subjects its products to normal quality control
sampling techniques which are intended to provide an assurance
of high quality products suitable for usual commercial applica-
tions. MOSEL VITELIC does not do testing appropriate to provide
100% product quality assurance and does not assume any liabil-
ity for consequential or incidental arising from any use of its prod-
ucts. If such products are to be used in applications in which
personal injury might occur from failure, purchaser must do its
own quality assurance testing appropriate to such applications.
U.S. SALES OFFICES
U.S.A.
3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952
HONG KONG
19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 852-2666-3307
FAX: 852-2770-8011
TAIWAN
7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209
NO 19 LI HSIN ROAD
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-579-5888
FAX: 886-3-566-5888
SINGAPORE
10 ANSON ROAD #23-13
INTERNATIONAL PLAZA
SINGAPORE 079903
PHONE: 65-3231801
FAX: 65-3237013
JAPAN
WBG MARIVE WEST 25F
6, NAKASE 2-CHOME
MIHAMA-KU, CHIBA-SHI
CHIBA 261-7125
PHONE: 81-43-299-6000
FAX: 81-43-299-6555
UK & IRELAND
SUITE 50, GROVEWOOD
BUSINESS CENTRE
STRATHCLYDE BUSINESS
PARK
BELLSHILL, LANARKSHIRE,
SCOTLAND, ML4 3NQ
PHONE: 01698-748515
FAX: 01698-748516
GERMANY
(CONTINENTAL
EUROPE & ISRAEL)
71083 HERRENBERG
BENZSTR. 32
GERMANY
PHONE: +49 7032 2796-0
FAX: +49 7032 2796 22
NORTHWESTERN
3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952
SOUTHWESTERN
302 N. EL CAMINO REAL #200
SAN CLEMENTE, CA 92672
PHONE: 949-361-7873
FAX: 949-361-7807
CENTRAL,
NORTHEASTERN &
SOUTHEASTERN
604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 972-690-1402
FAX: 972-690-0341
