5962-9315901QYA - E2V Technologies (UK), Ltd.

Visit our website: www.e2v.com

for the latest version of the datasheet

e2v semiconductors SAS 2008

TS68302

Integrated Multiprotocol Processor (IMP)

Datasheet

Features

•TS68000/TS68008 Microprocessor Core Supporting a 16- or 8-bit TS68000 Family

•System Integration Block Including:

– Independent Direct Memory Access (IDMA) Controller

– Interrupt Controller with Two Modes of Operation

– Parallel Input/output (I/O) Ports, some with Interrupt Capability

– On-chip Usable 1152 bytes of Dual-port Random-access Memory (RAM)

– Three Timers, including a Watchdog Timer

– Four Programmable Chip-select Lines with Wait-state Logic

– Programmable Address Mapping of Dual-port RAM and IMP Registers

– On-chip Clock Generator with an Output Clock Signal

– System Control:

• System Control Register

• Bus Arbitration Logic with Low Interrupt Latency Support

• Hardware Watchdog for Monitoring Bus Activity

• Low Power (Standby) Modes

• Disable CPU Logic (TS68000)

• Freeze Control for Debugging Selected On-chip Peripherals

• DRAM Refresh Controller

•Communications Processor Including:

– Main Controller (RISC Processor)

– Three Full-duplex Serial Communication Controllers (SCCs)

– Six Serial Direct Memory Access (SDMA) Channels Dedicated to the Three SCCs

– Flexible Physical Interface Accessible by SCCs for Interchip Digital Link (IDL) General Circuit Interface (GCI, see note),

Pulse Code Modulation (PCM), and Nonmultiplexed Serial Interface (NMSI) Operation

– Serial Communication Port (SCP) for Synchronous Communication, Clock Rate up to 4.096 MHz

– Serial Management Controllers (SMCs) for IDL and GCI Channels

•Frequency of Operation: 16.67 MHz

•Power Supply: 5 VDC ± 10%

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Description

The IMP is a very large-scale integration (VLSI) device incorporating the main building blocks needed for

the design of a wide variety of controllers. The device is especially suitable to applications in the commu-

nications industry. The IMP is the first device to offer the benefits of a closely coupled, industry-standard,

TS68000/TS68008 microprocessor core and a flexible communications architecture. This multichannel

communications device may be configured to support a number of popular industry interfaces, including

those for the integrated services digital network (ISDN) basic rate and terminal adapter applications.

Through a combination of architectural and programmable features, concurrent operation of different

protocols is easily achieved using the IMP. Data concentrators, line cards, bridges, and gateways are

examples of suitable applications for this versatile device.

The IMP is a high-density complementary metal-oxide semiconductor (HCMOS) device consisting of a

TS68000/TS68008 microprocessor core, a system integration block (SIB), and a communications pro-

cessor (CP). The TS68302 block diagram is shown in Figure 1-1.

GCI is sometimes referred to as IOM2.

Screening/Quality

This product is manufactured in full compliance with either:

• MIL-STD-883 (class B)

• DESC. Drawing 5962-93159

• Or according to e2v standards

1. Introduction

The TS68302 integrated multiprotocol processor (IMP) is a very large-scale integration (VLSI) device

incorporating the main building blocks needed for the design of a wide variety of controllers. The device

is especially suitable to applications in the communications industry. The IMP is the first device to offer

the benefits of a closely coupled, industry-standard TS68000 microprocessor core and a flexible commu-

nications architecture. The IMP may be configured to support a number of popular industry interfaces,

including those for the Integrated Services Digital Network (ISDN) basic rate and terminal adapter appli-

cations. Concurrent operation of different protocols is easily achieved through a combination of

architectural and programmable features. Data concentrators, line cards, bridges, and gateways are

examples of suitable applications for this device.

R suffix

PGA 132

(Ceramic Pin Grid Array)

A suffix

CERQUAD 132

(Ceramic Quad Flat Pack)

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

The IMP is a high-density complementary metal-oxide semiconductor (HCMOS) device consisting of a

TS68000 microprocessor core, a system integration block (SIB), and a communications processor (CP).

Figure 1-1 is a block diagram of the TS68302. The processor can be divided into two main sections: the

bus controller and the micromachine. This division reflects the autonomy with which the sections

operate.

Figure 1-1. TS68302 Block Diagram

TS68000/TS68008 CORE

TS68000 BUS

INTERRUPT

CONTROLLER BUS ARBITER

TIMERS (3)

PARALLEL I/O

1152 BYTES

DUAL-PORT

STATIC RAM

CHIP-SELECT

AND WAIT-

STATE LOGIC

SYSTEM

CONTROL

CLOCK

GENERATOR

ON-CHIP PERIPHERALS BUS INTERFACE UNIT

SERIAL CHANNELS PHYSICAL INTERFACE

I/O PORTS AND PIN ASSIGNEMENTS

COMMUNICATIONS PROCESSOR

MAIN

CONTROLLER

(RISC)

SDMA

(6 CHANNELS)

SMC (2) SCC1 SCC2 SCC3 SCP

PERIPHERAL BUS

SYSTEM INTEGRATION BLOCK

IDMA

(1 CHANNEL)

DRAM

REFRESH

CONTROLLER

TS68000/TS68008 CORE

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

2. Pin Assignments

Figure 2-1. PGA Terminal Designation

12345678910111213

TS68302

BOTTOM VIEW

PB10 TIN1 IACK1 GND UDS R/W VDDEXTAL IPL1 IPL2 RESET HALT RCLK1

CS3 TOUT2 TIN2 VDD IACK7 AS CLK0

GND BERR BR BGACK

RTS3

CS2 PB11 GND TOUT1 IACK6 LDS IPL0

XTAL AVEC NC1 BCLR CD3

TCLK1

A10 A13 A17 GND A23 D14 VDD

D11 D4 D1 CD1 RTS2

RCLK2

A11 A18 A19 A20 VDD D13 D8

D10 D5 D2 D0 CTS2

CTS3

A14 A21 A22 GND D15 D12 D9

GND D7 D6 GND RXD1

CS0 RMC IAC PB9 WDOG DTACK VDD TXD1 BUSW

RTS1

A7 GND A12 A15 A16 RXD2 CTS1 TCLK2 VDD

GND

FC2 CS1

GND

PB8

VDD

GND

TXD2

BRG1 DISCPUNC3

FC0 VDD

FC1

FRZ DACK

DONE

A1 A3

PA12 GND

DREQ

GND A4

TXD3 TCLK3RCLK3

A6 A8

CD2 RXD3SDS2

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Figure 2-2. CERQUAD Terminal Designation

68302

CERQUAD132

(window frame down)

Top VIEW

17 1

50 83

117

VDD

A16

A17

A18

A19

GND

A20

A21

A22

A23

VDD

GND

D15

D14

D13

D12

GND

D11

D10

VDD

GND

CTS3

CD1

GND

TOUT2

TIN2

TOUT1

VDD

TIN1

IACK1

IACK6

IACK7

GND

UDS

LDS

R/W

GND

XTAL

EXTAL

VDD

CLK0

IPL0

IPL1

IPL2

BERR

AVEC

RESET

HALT

NC1

BGACK

BCLR

DTACK

GND

A15

A14

A13

A12

GND

A11

A10

GND

FC0

VDD

FC1

FC2

CS0

CS1

GND

CS2

CS3

RMC

IAC

PB11

PB10

PB9

PB8

WDOG

CTS1

RXD1

RXD2

TXD2

RCLK2

TCLK2

GND

CTS2

RTS2

CD2

SDS2

VDD

RXD3

TXD3

RCLK3

TCLK3

GND

PA12

DREQ

DACK

DONE

FRZ

DISCPU

BUSW

NC3

BRG1

CD3

RTS3

RTS1

TXD1

TCLK1

RCLK1

VDD

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 2-3. Functional Signal Groups

NMSI2/PIO

RXD2/PA0

TXD2/PA1

RCLK2/PA2

TCLK2/PA3

CTS2/PA4

RTS2/PA5

CD2/PA6

IACK/PBIO

IACK7/PB0

IACK6/PB1

IACK1/PB2

TIMER/PBIO

TIN2/PB5

TOUT2/ PB6

WDOG/PB7

TIN/PB3

TOUT1/PB4

NMSI3/SCP/PIO

RXD3/PA8

TXD3/PA9

RCLK3/PA10

TCLK3/PA11

CTS3/SPRXD

RTS3/SPTXD

CD3/SPCLK

IDMA/PAIO

DREQ/PA13

DACK/PA14

RXD1/L1RXD

TXD1/L1TXD

RCLK1/L1CLK

TCLK1/L1SY0/SDS1

CD1/L1SY1

CTS1/L1RG

RTS1/L1RQ/GCIDCL

NMSI1/ISDN I/F

CLOCKS

EXTAL

XTAL

CLKO

ADDRESS BUS

DATA BUS

A23-A1

D15-D0

BUS CONTROL

DTACK

LDS/DS

UDS/A0

R/W

TS68302

IMP

BCLR

RMC/IOUT1

IAC

BRG1

BRG2/SDS2/PA7

PBIO (INTERRUPT)

PB8

PB9

PB10

PB11

BUS ARBITRATON

BGACK

SYSTEM CONTROL

BUSW

RESET

HALT

BERR

TESTING

DISCPU

FC0

INTERRUPT CONTROL

IPL1/IRQ6

IPL2/IRQ7

IPL0/IRQ1

AVEC

FC2

FC1

CS0/IOUT2

/ IOUT0

CHIP SELECT

CS3-CS1

FRZ

NC(2)

GND(13)

VDD(8)

BRG3/PA12

DONE/PA15

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

3. Signal Descriptions

The input and output signals of the TS68302 are organized into functional groups as shown in Table 3-1.

Refer to TS68302 Integrated Multiprotocol Processor User’s Manual, for detailed information on the

TS68302 signals.

4. Scope

This drawing describes the specific requirements for the processor TS68302, 16.67 MHz, in compliance

either with MIL-STD-883 class B or with e2v standards.

5. Applicable Documents

5.0.1 MIL-STD-883

1. MIL-STD-883: test methods and procedures for electronics.

2. MIL-M-38535: general specifications for microcircuits.

3. Desc Drawing: 5962-93159 (planned).

Table 3-1. Signal Definitions

Functional Group Signals Number

Clocks XTAL, EXTAL, CLKO 3

System Control RESET, HALT, BERR, BUSW, DISCPU 5

Address Bus A23-A1 23

Data Bus D15-D0 16

Bus Control AS, R/W, UDS/A0, LDS/DS, DTACK 5

Bus Control RMC, IAC, BCLR 3

Bus Arbitration BR, BG, BGACK 3

Interrupt Control IPL2-IPL0, FC2-FC0, AVEC 7

NMSI1/ISDN I/F RXD, TXD, RCLK, TCLK, CD, CTS, RTS, BRG1 8

NMSI2/PIO RXD, TXD, RCLK, TCLK, CD, CTS, RTS, SDS2 8

NMSI3/SCP/PIO RXD, TXD, RCLK, TCLK, CD, CTS, RTS, PA12 8

IDMA/PAIO DREQ, DACK, DONE 3

IACK/PBIO IACK7, IACK6, IACK1 3

Timer/PBIO TIN2, TIN1, TOUT2, TOUT1, WDOG 5

PBIO PB11-PB8 4

Chip Select CS3-CS0 4

Testing FRZ (2 Spare) 3

VDD Power supply 8

GND Ground connection 13

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

6. Requirements

6.1 General

The microcircuits are in accordance with the applicable document and as specified herein.

6.2 Design and Construction

6.2.1 Terminal Connections

Depending on the package, the terminal connections shall be as shown in Figure 2-1 and Figure 2-2.

6.2.2 Lead Material and Finish

Lead material and finish shall be any option of MIL-M-38535.

6.2.3 Package

The macrocircuits are packaged in hermetically sealed ceramic packages, which conform to case out-

lines of MIL-M-38535 appendix A (when defined):

• 132-pin Ceramic Pin Grid Array (PGA),

• 132-pin Ceramic Quad Flat Pack (CERQUAD).

The precise case outlines are described in Figure 2-1 and Figure 2-2.

6.3 Electrical Characteristics

Notes: 1. The values shown are typical. The typical value varies as shown, based on how many IMP on-chip

peripherals are enabled and the rate at which they are clocked.

2. LPREC = 0. Divider = 2.

3. LPREC = 1. Divider = 1024.

4. The stated frequency must be externally applied to EXTAL only after the IMP has been placed in the

lowest power mode with LPREC = 1. The 68000 core is not specified to operate at this frequency, but

the rest of the IMP is. In this configuration, the user does not divide the clock internally using the

LPCD4-LPCD0 bits in the system control register.

Table 6-1. Absolute Maximum Ratings

Symbol Parameter Min Max Unit

PDPower Dissipation (typical at 16.67 MHz)(1) 53 64 mA

PDPower Dissipation (typical at 8 MHz)(1) 26 31 mA

LPDLow Power Mode Dissipation (typical at 16.67 MHz)(2) 36 mA

LPDLowest Power Mode Dissipation (typical at 16.67 MHz)(3) 32 mA

LPDLowest Power Mode Dissipation (typical at 50 MHz)(4) 1mA

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Unless otherwise stated, all voltages are referenced to the reference terminal (see Table 3-1 on page 7).

This device contains protective circuitry to protect the inputs against damage due to high static voltages

or electrical fields; however, it is advised that normal precautions be taken to avoid application of any

voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is

enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or VDD).

Figure 6-1. Clock Input Timing Diagram

Note: Timing measurements are referenced to and from a low voltage of 0.8V and a voltage of 2.0V, unless other-

wise noted. The voltage swing through this range should start outside, and pass through, the range such

that the rise or fall will be linear between 0.8V and 2.0V.

Table 6-2. Recommended Condition of Use

Symbol Parameter Min Max Unit

VCC Supply Voltage 4.5 5.5 V

VIL Low Level Input Voltage -0.3 +0.5 V

VIH High Level Input Voltage 2.4 5.5 V

Tcase Operating Temperature -55 +125 °C

tr(c) Clock Rise Time - See Figure 6-1 5ns

tf(c) Clock Fall Time Resistance - Figure 6-1 5ns

fcClock Frequency - See Figure 6-1 8 16.67 MHz

tcyc Cycle Time - See Figure 6-1 60 125 ns

Table 6-3. Thermal Characteristics at 25°C

Package Symbol Parameter Value Unit

PGA 132 θJA

θJC

Thermal Resistance - Ceramic Junction To Ambient

Thermal Resistance - Ceramic Junction To Case

°C/W

CERQUAD 132 θJA

θJC

Thermal Resistance - Ceramic Junction To Ambient

Thermal Resistance - Ceramic Junction To Case

°C/W

2.0V

0.8V

tr (C) tf (C)

tcyc

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

6.4 Power Considerations

The average chip-junction temperature, TJ, in °C can be obtained from:

TJ = TA + (PD ⋅ θJA) (1)

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PI/O

PINT = ICC ⋅ VCC, Watts - Chip Internal Power

PI/O = Power Dissipation on Input and Output pins - user determined

Note: For TA = 70°C and PD = 0.5 W at 12.5 MHz TJ = 88°C.

For most applications PI/O < 0,30 PINT and can be neglected.

An approximate relationship between PD and TJ (if PI/O is neglected) is:

PD = K ÷ (TJ + 273) (2)

Solving equations (1) and (2) for K gives:

K = PD ⋅ (TA + 273) + θJA ⋅ PD2 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measur-

ing PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by

solving equations (1) and (2) iteratively for any value of TA.

The total thermal resistance of a package (θJA) can be separated into two components, θJC and θCA, rep-

resenting the barrier to heat flow from the semiconductor junction to the package (case), surface (θJC)

and from the case to the outside ambient (θCA). These terms are related by the equation:

θJA = θJC + θCA (4)

θJC is device-related and cannot be influenced by the user. However, θCA is user-dependent and can be

minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal con-

vection. Thus, good thermal management on the part of the user can significantly reduce θCA so that θJA

approximately equals θJC. Substitution of θJC for θJA in equation (1) will result in a lower semiconductor

junction temperature.

6.5 Mechanical and Environment

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class

B devices or e2v standards.

6.6 Marking

The document that defines the marking is identified in the related reference documents. Each microcir-

cuit is legible and permanently marked with the following information as minimum:

• e2v Logo

• Manufacturer’s part number

• Class B identification

• Date-code of inspection lot

• ESD identifier if available

• Country of manufacturing

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

7. Quality Conformance Inspection

7.1 DESC/MIL-STD-883

Those quality levels are in accordance with MIL-M-38535 and method 5005 of MIL-STD-883. Groups A

and B inspections are performed on each production lot. Groups C and D inspection are performed on a

periodical basis.

8. Electrical Characteristics

8.1 General Requirements

All static and dynamic electrical characteristics specified. For inspection purposes, refer to relevant

specification:

• DESC see “DESC/MIL-STD-883” on page 11

Table 8-1 and Table 8-2: Static Electrical Characteristics for all electrical variants. Test methods refer to

IEC 748-2 method number, where existing.

Table 8-3 and Table 8-4: Dynamic Electrical Characteristics. Test methods refer to this specification.

Table 8-1. DC Electrical Characteristics

VCC = 5.0 Vdc ± 10%; GND = 0 Vdc; Tc = -55°C/+125°C or -40°C/+85°C

Symbol Parameter Min Max Unit

VIH Input High Voltage (except EXTAL) 2.0 VDD V

VIL Input Low Voltage (except EXTAL) VSS - 0.3 0.8 V

VCIH Input High Voltage (EXTAL) 4.0 VDD V

VCIL Input Low Voltage (EXTAL) VSS - 0.3 0.6 V

IIN Input Leakage Current 20 µA

CIN Input Capacitance All Pins 15 pF

ITSI Three-state Leakage Current (2.4V/0.5V) 20 µA

IOD Open Drain Leakage Current (2.4V) 20 µA

VOH Output High Voltage (IOH = 400 µA) VDD - 1.0 V

VOL

Output Low Voltage

(IOL = 3.2 mA)

A1-A23, PB0-PB11, FC0-FC3, CS0-CS3, IAC, AVEC, BG, RCLK1,

RCLK2, RCLK3, TCLK1, TCLK2, TCLK3, RTS1, RTS2, RTS3,

SDS2, PA12, RXD2, RXD3, CTS2, CD2, CD3, DREQ

0.5 V

(IOL = 5.3 mA) AS, UDS, LDS, R/W, BERR, BGACK, BCLR, DTACK, DACK, RMC,

RMC, D0-D15, RESET 0.5 V

(IOL = 7.0 mA) TXD1, TXD2, TXD3 0.5 V

(IOL = 8.9 mA) BR, DONE, HALT, (BR as output) 0.5 V

(IOL = 3.2 mA) CLKO 0.4 V

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

8.2 Dynamic (Switching) Characteristics

The limits and values given in this section apply over the full case temperature range -55°C to +125°C or

-40°C to +85°C depending on selection see “Ordering Information” on page 46 and VCC in the range

4.5V to 5.5V VIL = 0.5V and VIH = 2.4V.

The INTERVAL numbers (NUM) refer to the timing diagrams. See Figure 8-1 to Figure 8-20.

The AC specifications presented consist of output delays, input setup and hold times, and signal skew

times. All signals are specified relative to an appropriate edge of the clock (CLKO pin) and possibly to

one or more other signals.

Figure 8-1. Clock Timing Diagram

OCLK Output Drive CLKO 50 pF

OGCI Output Drive ISDN I/F (GCI mode) 150 pF

OALL Output Drive All Other Pins 130 pF

Table 8-1. DC Electrical Characteristics (Continued)

VCC = 5.0 Vdc ± 10%; GND = 0 Vdc; Tc = -55°C/+125°C or -40°C/+85°C

Symbol Parameter Min Max Unit

Table 8-2. DC Electrical Characteristics - NMSI1 in IDL mode

Symbol Parameter Condition Min Nom Max Unit

VDD Power 4.5 5.0 5.5 V

VSS Common 0 0 0 V

T Temperature Operating range -55 25 +125 °C

Input Pin Characteristics: L1CLK, L1SY1, L1R x D, L1GR

VIL Input Low Level Voltage (% of VDD) -10% +20% V

VIH Input High Level Voltage VDD - 20% VDD + 10% V

IIH Input Low Level Current Vin = VSS ±10 µA

IIH Input High Level Current Vin = VDD ±10 µA

Output Pin Characteristics: L1T x D, SDS1-SDS2, L1RQ

VOL Output Low Level Voltage IOL = 2.0 mA 0 0.50 V

VOH Output High Level Voltage IOH = 2.0 mA VDD - 0.5 VDD V

5a 5a

VCIH = 4V

EXTAL

VCIL = 0.6V

CLKO

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. CLKO loading is 50 pF max.

2. CLKO skew from the rising and falling edges of EXTAL will not differ from each other more than 1 ns, if the EXTAL rise time

equals the EXTAL fall time.

Table 8-3. AC Electrical Specifications - Clock Timing (see Figure 8-2)

Num. Symbol Parameter Min Max Unit

f Frequency of Operation 8 16.67 MHz

cyc Clock Period (EXTAL) 60 125 ns

2, 3 tCL, tCH Clock Pulse Width (EXTAL) 25 62.5 ns

4, 5 tCr, tCf Clock Rise and Fall Times (EXTAL) 5 ns

5a tCD EXTAL to CLKO delay(1)(2) 211ns

Table 8-4. AC Electrical Specifications

IMP Bus Master Cycles (see Figure 8-2, Figure 8-3 and Figure 8-4) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

CHFCADV Clock high to FC, address valid 45 ns

CHADZ Clock high to address, data bus high impedance (maximum) 50 ns

CHAFI Clock high to address, FC invalid (minimum) 0 ns

CHSL Clock high to AS, DS asserted(1) 330ns

11 tAFCVSL Address, FC valid to AS, DS asserted (read)/AS asserted

(write)(2) 15 ns

12 tCLSH Clock low to AS, DS negated(1) 30 ns

13 tSHAFI AS, DS negated to address, FC invalid(2) 15 ns

14 tSL AS (and DS read) width asserted(2) 120 ns

14A tDSL DS width asserted, write(2) 60 ns

15 tSH AS, DS width negated(2) 60 ns

16 tCHCZ Clock high to control bus high impedance 50 ns

17 tSHRH AS, DS negated to R/W invalid(2) 15 ns

18 tCHRH Clock high to R/W high(1) 30 ns

20 tCHRL Clock high to R/W low(1) 30 ns

20A tASRV AS asserted to R/W low (write)(2)(3) 10 ns

21 tAFCVRL Address FC valid to R/W low (write)(2) 15 ns

22 tRLSL R/W low to DS asserted (write)(2) 30 ns

23 tCLDO Clock low to data-out valid 30 ns

25 tSHDOI AS, DS, negated to data-out invalid (write)(2) 15 ns

26 tDOSL Data-out valid to DS asserted (write)(2) 15 ns

27 tDICL Data-in valid to clock low (Setup time on read)(4) 7ns

28 tSHDAH AS, DS negated to DTACK negated (asynchronous hold)(2) 0 110 ns

29 tSHDII AS, DS negated to data-in invalid (hold time on read) 0 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Notes: 1. For loading capacitance of less than or equal to 50 pF, subtract 4 ns from the value given in the maximum columns.

2. Actual value depends on clock period.

3. When AS and R/W are equally loaded (±20%), subtract 5 ns from the values given in these columns.

4. If the asynchronous input setup (#47) requirement is satisfied for DTACK, the DTACK asserted to data setup time (#31)

requirement can be ignored. The data must only satisfy the data-in to clock low setup time (#27) for the following clock cycle.

5. The TS68302 will negate BG and begin driving the bus if external arbitration logic negates BR before asserting BGACK.

6. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, BG may be reasserted.

7. If #47 is satisfied for both DTACK and BERR, #48 may be ignored. In the absence of DTACK, BERR is a synchronous input

using the asynchronous input setup time (#47).

30 tSHBEH AS, DS negated to BEER negated 0 ns

31 tDALDI DTACK asserted to data-in valid (setup time)(2)(4) 50 ns

32 tRHr, tRHf HALT and RESET input transition time 150 ns

33 tCHGL Clock high to BG asserted 30 ns

34 tCHGH Clock high to BG negated 30 ns

35 tBRLGL BR asserted to BG asserted 2.5 4.5 clks

36 tBRHGH BR negated to BG negated(5) 1.5 2.5 clks

37 tGALGH BGACK asserted to BG negated 2.5 4.5 clks

37A tGALBRH BGACK asserted to BG negated(6) 10 1.5 ns/clks

38 tGLZ BG asserted to control, address, data bus high impedance

(AS negated) 50 ns

39 tGH BG width negated 1.5 clks

44 tSHVPH AS, DS negated to AVEC negated 0 50 ns

46 tGAL BGACK width low 1.5 clks

47 tASI Asynchronous input setup time(4) 10 ns

48 tBELDAL BERR asserted to DTACK asserted(2)(7) 10 ns

53 tCHDOI Data-out hold from clock high 0 ns

55 tRLDBD R/W asserted to data bus impedance change 0 ns

56 tHRPW HALT/RESET pulse width(8) 10 clks

57 tGASD BGACK negated to AS, DS, R/W driven 1.5 clks

57A tGAFD BGACK negated to FC 1 clks

58 fRHSD BR negated to AS, DS, R/W driven(5) 1.5 clks

58A tRHFD BR negated to FC(5) 1clks

60 tCHBCL Clock high to BCLR asserted 30 ns

61 tCHBCH Clock high to BCLR negated(9) 30 ns

62 tCLRML Clock low (S0 falling edge during read) to RMC asserted 30 ns

63 tCHRMH Clock high (S7 rising edge during write) to RMC negated 30 ns

64 tRMHGL RMC negated to BG asserted(10) 30 ns

Table 8-4. AC Electrical Specifications

IMP Bus Master Cycles (see Figure 8-2, Figure 8-3 and Figure 8-4) f = 16.67 MHz (Continued)

Num. Symbol Parameter Min Max Unit

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

8. For power-up, the TS68302 must be held in the reset state for 100 ms to allow stabilization of on-chip circuit. After the sys-

tem is powered up #56 refers to the minimum pulse width required to reset the processor.

9. Occurs on S0 of SDMA read/write access when the SDMA becomes bus master.

10. This specification is valid only when the RMCST bit is set in the SCR register.

Figure 8-2. Read Cycle Timing Diagram

Notes: 1. Setup time for asynchronous inputs IPL2-IPL0 guarantees their recognition at the next falling edge of

the clock.

2. BR needs to fall at this time only to ensure being recognized at the end of the bus cycle.

3. Timing measurements are reinforced to and from a low voltage of 0.8V and a high voltage of 2.0V,

unless otherwise noted. The voltage swing through this range should start outside and pass through the

range such that the rise or fall is linear between 0.8V and 2.0V.

DATA IN

HALT / RESET

ASYNCHRONOUS

INPUTS (Note 1)

BERR/BR

(Note 2)

S0 S1 S2 S3 S4 S5 S6

FC2-FC0

A23-A1

CLKO

R/W

LDS-UDS

DTACK

47 28

47 30

47 47

32 32

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-3. Write Cycle Timing Diagram

Notes: 1. Timing measurements are referenced to and from a low voltage of 0.8V and a high of 2.0V, unless oth-

erwise noted. The voltage swing through this range should start outside and pass through the range

such that the rise and fall is linear between 0.8V and 2.0V.

2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising

edge of S2 (specification #20A).

OUT

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Figure 8-4. Bus Arbitration Timing Diagram

Note: Setup time to the clock (#47) for the asynchronous inputs BERR, BGACK, BR, DTACK, and IPL2-IPL0 guarantees their recogni-

tion at the next falling edge of the clock.

Notes: 1. DREQ is sampled on the falling edge of CLK in cycle steal and burst modes.

2. If #80 is satisfied for DREQ, #81 may be ignored.

CLKO

57 57A

58 58A

37A

STROBES

AND R/W

BGACK

Table 8-5. AC Electrical Specifications - DMA (see Figure 8-5) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

80 tREQASI DREQ asynchronous setup time(1) 15 ns

81 tREQL DREQ width low(2) 2clk

82 tREQLBRL DREQ low to BR low(3)(4) 2clk

83 tCHBRL Clock high to BR low(3)(4) 30 ns

84 tCHBRZ Clock high to BR high impedance(3)(4) 30 ns

85 tBKLBRZ BGACK low to BR high impedance(3)(4) 30 ns

86 tCHBKL Clock high to BGACK low 30 ns

87 tABHBKL AS and BGACK high (the latest one) to BGACK low (when

BG is asserted) 1.5 2.5

+ 30

clk

88 tBGLBKL AS low to BGACK low (no other bus master)(3)(4) 2.5

+ 30

clk

89 tBRHBGH BR high impedance to BG high(3)(4) 0ns

90 tCLBKLAL Clock on which BGACK low to clock on which AS low 2 2 clk

91 tCHBKH Clock high to BGACK high 30 ns

92 tCLBKZ Clock low to BGACK high impedance 15 ns

93 tCHACKL Clock high to DACK low 30 ns

94 tCLACKH Clock high to DACK high 30 ns

95 tCHDNL Clock high to DONE low (output) 30 ns

96 tCLDNZ Clock low to DONE high impedance 30 ns

97 tDNLTCH DONE input low to clock high (asynchronous setup) 15 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

3. BR will not be asserted while AS, HALT, or BERR is asserted.

4. Specifications are for DISABLE CPU mode only.

Figure 8-5. DMA Timing Diagram

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Note: 1. If AS is negated before DS, the data bus could be three-stated (spec 126) before DS is negated.

2. See Figure 8-6 and Figure 8-7.

Figure 8-6. External Master Internal Asynchronous Read Cycle Timing Diagram

Table 8-6. AC Electrical Specifications - External Master Internal Asynchronous Read/write Cycles(2) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

100 tRWVDSL R/W valid to DS low 0 ns

101 tDSLDIV DS low to data in valid 30 ns

102 tDKLDH DTACK low to data in hold time 0 ns

103 tASVDSL AS valid to DS low 0 ns

104 tDKLDSH DTACK low to DS high 0 ns

105 tDSHDKH DS high to DTACK high 45 ns

106 tDSIASI DS inactive to AS inactive 0 ns

107 tDSHRWH DS high to R/W high 0 ns

108 tDSHDZ DS high to data high impedance 45 ns

108A tDSHDH DS high to data out hold time 0 ns

109 tDSHDOH DS high to data in hold time(1) 0ns

109A tDOVDKL Data out valid to DTACK low 15 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-7. External Master Internal Asynchronous Write Cycle Timing Diagram

Table 8-7. AC Electrical Specifications(2)

External Master Internal Synchronous Read/write Cycles(1) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

110 tAVASL Address valid to AS low 15 ns

111 tASLCH AS low to clock high 30 ns

112 tCLASH Clock low as to AS high 45 ns

113 tASHAH AS high to address hold time on write 0 ns

114 tASH AS inactive time 1 clk

115 tSLCH UDS/LDS low to clock high 40 ns

116 tCLSH Clock low to UDS/LDS high 45 ns

117 tRWVCH R/W valid to clock high 30 ns

118 tCHRWH Clock high to R/W high 45 ns

119 tASLIAH AS low to IAC high 40 ns

120 tASHIAL AS high to IAC low 40 ns

121 tASLDTL AS low to DTACK low (0 wait state) 45 ns

122 tCLDTL Clock low to DTACK low (1 wait state) 30 ns

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. See Figure 8-8, Figure 8-9 and Figure 8-10.

2. Specifications are valid only when SAM = 1 in the SCR.

Figure 8-8. External Master Internal Synchronous Read Cycle Timing Diagram

123 tASHDTH AS high to DTACK high 45 ns

124 tDTHDTZ DTACK high to DTACK high impedance 15 ns

125 tCHDOV Clock high to data out valid 30 ns

126 tASHDZ AS high to data high impedance 45 ns

127 tASHDOI AS high to data out hold time 0 ns

128 tASHAI AS high to address hold time on read 0 ns

129 tSH UDS/LDS inactive time 1 clk

130 tCLDIV Data in valid to clock low 30 ns

131 tCLDIH Clock low to data in hold time 15 ns

Table 8-7. AC Electrical Specifications(2)

External Master Internal Synchronous Read/write Cycles(1) f = 16.67 MHz (Continued)

Num. Symbol Parameter Min Max Unit

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-9. External Master Internal Synchronous Read Cycle Timing Diagram (One Wait State)

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Figure 8-10. External Master Internal Synchronous Write Cycle Timing Diagram

Note: 1. See Figure 8-11.

Table 8-8. AC Electrical Specifications - Internal Master Read/write Cycles(1) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

140 tCHIAH Clock high to IAC high 40 ns

141 tCLIAL Clock low to IAC low 40 ns

142 tCHDTL Clock high to DTACK low (0 wait state) 45 ns

143 tCLDTH Clock low to DTACK high 40 ns

144 tCHDOV Clock high to data out valid 30 ns

145 tASHDOH AS high to data out hold time 0 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-11. Internal Master Internal Read Cycle Timing Diagram

(OUTPUT)

IAC

(OUTPUT)

140 141

R/W

(OUTPUT)

D15-D0

145

144

(OUTPUT)

DTACK

(OUTPUT)

143

142

LDS

UDS

(OUTPUT)

A23-A1

(OUTPUT)

CLKO

S0 S1 S2 S3 S4 S5 S6 S7 S0

Table 8-9. AC Electrical Specifications - Chip-select Timing Internal Master(3) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

150 tCHCSIAKL Clock high to CS, IACK low(1) 40 ns

151 tCLCSIAKH Clock low to CS, IACK high(1) 40 ns

152 tCSH CS width negated 60 ns

153 tCHDTKL Clock high to DTACK low (0 wait state) 45 ns

154 tCLDTKL Clock low to DTACK low (1 - 6 wait states) 30 ns

155 tCLDTKH Clock low to DTACK high 40 ns

156 tCHBERL Clock high to BERR low(2) 40 ns

157 tCLBERH Clock low to BERR high impedance(2) 40 ns

158 tDTKHDTKZ DTACK high to DTACK high impedance 15 ns

171 tIDHCL Input data hold time from S6 low 5 ns

172 tCSNDOI CS negated to data out invalid (write)(4) 10 ns

173 tAFVCSA Address, FC valid to CS asserted(4) 15 ns

174 tCSNAFI CS negated to address, FC invalid(4) 15 ns

175 tCSLT CS low time (0 wait states)(4) 120 ns

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. For loading capacitance less than or equal to 50 pF, subtract 4 ns from the maximum value given.

2. This specification is valid only when the ADCE or WPVE bits in the SCR are set.

3. See Figure 8-12.

4. Specs 172-178 do not have diagrams. However, similar diagrams for AS are shown as 25-11-13-14-17-20A and 29.

Figure 8-12. Internal Master Chip-select Timing Diagram

Notes: 1. The minimum value must be met to guarantee write protection operation.

2. This specification is valid when the DCE or WPVE bits in the SCR are set.

3. Also applies after a timeout of the hardware watchdog.

4. See Figure 8-13

176 tCSNRWI CS negated to R/W invalid(4) 10 ns

177 tCSARWL CS asserted to R/W low (write)(4) 10 ns

178 tCSNDII CS negated to data in invalid (hold time on read)(4) 0ns

Table 8-9. AC Electrical Specifications - Chip-select Timing Internal Master(3) f = 16.67 MHz (Continued)

Num. Symbol Parameter Min Max Unit

CLKO

(OUTPUT)

IACK1,IACK6,

CS0-CS3

IACK7

DTACK

(OUTPUT)

BERR

(OUTPUT)

150 151

152

Sw Sw S5S4 S6 S7 S0S0 S1 S2 S3 S4 S5 S6 S7 S0

153

156

155

157

158

154

Table 8-10. AC Electrical Specifications - Chip-select Timing External Master(4) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

154 tCLDTKL Clock low to DTACK low (1-6 wait states) 30 ns

160 tASLCSL AS low to CS low 30 ns

161 tASHCSH AS high to CS high 30 ns

162 tAVASL Address valid to AS Low 15 ns

163 tRWVASL R/W valid to AS Low(1) 15 ns

164 tASHAI AS negated to Address hold time 0 ns

165 tASLDTKL AS low to DTACK low (0 wait state) 45 ns

167 tASHDTKH AS high to DTACK high 30 ns

168 tASLBERL AS low to BERR low(2) 30 ns

169 tASHBERH AS high to BERR high(2)(3) 30 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-13. External Master Chip-select Timing Diagram

Note: See Figure 8-14

Figure 8-14. Parallel I/O Data In/data Out Timing Diagram

Table 8-11. AC Electrical Specifications - Parallel I/O(1) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

180 tDSU Input Data Setup Time (to clock low) 20 ns

181 tDH Input Data Hold Time (from clock low) 10 ns

182 tCHDOV Clock High to Data Out Valid (CPU writes data, control, or

direction) 35 35 ns

A23-A1

(INPUT)

DTACK

(OUTPUT)

R/W

(INPUT)

(OUTPUT)

BERR

(OUTPUT)

CLKO

CS3-CS0

165

158

169

161

167

164

168

162

(INPUT)

163

160

S0 S1 S2 S3 S4 S5 S6 S7 S0

CLKO

DATA IN

DATA OUT

CPU WRITE S6

180 181

182

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. Set up time for the asynchronous inputs IPL2-IPL0 and AVEC guarantees their recognition at the next

falling edge of the clock.

2. See Figure 8-15.

Figure 8-15. Interrupts Timing Diagram

Notes: 1. FRZ should be negated during total system reset.

2. See Figure 8-16.

Table 8-12. AC Electrical Specifications - Interrupts(2) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

190 tIPW Interrupt pulse width low IRQ (edge triggered mode) 50 ns

191 tAEMT Minimum time between active edges 3 clk

Table 8-13. AC Electrical Specifications - Timers(2) f = 16.67 MHz

Num. Symbol Parameter Min Max Unit

200 tTPW Timer input capture pulse width 50 ns

201 tTICLT TIN clock low pulse width 50 ns

202 tTICHT TIN clock high pulse width 2 clk

203 tcyc TIN clock cycle time 3 clk

204 tCHTOV Clock high to TOUT valid 35 ns

205 tFRZSU FRZ input setup time (to clock high)(1) 20 ns

206 tFRZHT FRZ input hold time (from clock high) 10 ns

IRQ

(INPUT)

191

190

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-16. Timers Timing Diagram

Note: 1. This also applies when SPCLK is inverted by CI in the SPMODE register. The enable signals for the slaves may be imple-

mented by the parallel I/O pins.

2. See Figure 8-17.

Figure 8-17. Serial Communication Port Timing Diagram

CLKO

204

202

201

203

TIN

(INPUT)

TOUT

(OUTPUT)

206

205

FRZ

(INPUT)

200

Table 8-14. AC Electrical Specifications - Serial Communication Port(2) f = 16.67 MHz

Num. Parameter Min Max Unit

250 SPCLK clock output period 4 64 clks

251 SPCLK clock output rise/fall time 15 ns

252 Delay from SPCLK to transmit(1) 040ns

253 SCP receive setup time(1) 40 ns

254 SPC receive hold time(1) 10 ns

1234 567 8

12 345678

SPCLK

(OUTPUT)

SPTXD

(OUTPUT)

SPRXD

(INPUT)

250

252

251

253

254

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. The ratio CLK/L1CLK must be greater than 2.5/1.

2. High impedance is measured at the 30% and 70% of VDD points, with the line at VDD/2 through 10K in parallel with 130 pF.

3. See Figure 8-18.

Table 8-15. AC Electrical Specifications - Idle Timing(3) f = 16.67 MHz All timing measurements, unless otherwise speci-

fied, are referenced to the L1CLK at 50% point of VDD

Num. Parameter Min Max Unit

260 L1CLK (IDL clock) frequency(1) 6.66 MHz

261 L1CLK width low 55 ns

262 L1CLK width high 60 ns

263 L1T x D, L1RQ, SDS1-SDS2 rising/falling time 20 ns

264 L1SY1 (sync) setup time (to L1CLK falling edge) 30 ns

265 L1SY1 (sync) hold time (to L1CLK falling edge) 50 ns

266 L1SY1 (sync) inactive before 4th L1CLK 0 ns

267 L1T x D active delay (from L1CLK rising edge) 0 75 ns

268 L1T x D to high impedance (from L1CLK rising edge)(2) 050ns

269 L1R x D setup time (to L1CLK falling edge) 50 ns

270 L1R x D hold time (from L1CLK falling edge) 50 ns

271 Time between successive IDL syncs 20 L1CLK

272 L1RQ valid before falling edge of L1SY1 1 L1CLK

273 L1GR setup time (to L1SY1 falling edge) 50 ns

274 L1GR hold time (from L1SY1 falling edge) 50 ns

275 SDS1-SDS2 active delay from L1CLK rising edge 10 75 ns

276 SDS1-SDS2 inactive delay from L1CLK falling edge 10 75 ns

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-18. IDL Timing Diagram

GCI supports the NORMAL mode and the GCI channel 0 (GCN0) in MUX mode. Normal mode uses 512

kHz clock rate (256K bit rate). MUX mode uses 256 x n - 3068K bits/sec (clock rate is data rate x 2). The

ratio CLK/L1CLK must be greater than 2.5/1.

(OUTPUT)

L1CLK

(INPUT)

L1RXD

L1SY1

(INPUT)

SDS1

SDS2

(OUTPUT)

L1TXD

L1RQ

(OUTPUT)

L1GR

(INPUT)

265

261

263

272

268

(INPUT)

273

269

267

264

270

260

B10

276

B10B11 AB27

B26 B25 B24 B23 B22 B21 B20 D2 M

B17 B15 B14 B12B13

B16

B11 AB27 B26 B25 B24 B23 B22 B21 B20 D2 M

B17 B15 B14 B12

B13

B16

275

262

266

271

274

12 345678910111213141516171819

Table 8-16. AC Electrical Specifications - GCI Timing(5) f = 16.67 MHz

Num. Parameter Min Max Unit

L1CLK GCI clock frequency (normal mode)(1) 512 kHz

280 L1CLK clock period normal mode(1) 1800 2100 ns

281 L1CLK width low/high normal mode 840 1450 ns

282 L1CLK rise/fall time normal mode(2) --ns

L1CLK (GCI clock) period (MUX mode)(1) 6.668 MHz

280 L1CLK clock period MUX mode(1) 150 ns

281 L1CLK width low/high MUX mode 55 ns

282 L1CLK rise/fall time MUX mode(2) --ns

283 L1SY1 sync setup time to L1CLK falling edge 30 ns

284 L1SY1 sync hold time from L1CLK falling edge 50 ns

285 L1T x D active delay (from L1CLK rising edge)(3) 0100ns

286 L1T x D active delay (from L1SY1 rising edge)(3) 0100ns

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. The ratio CLK/L1CLK must be greater than 2.5/1.

2. Schmitt trigger used on input buffer.

3. Condition CL = 150 pF. L1T x D becomes valid after the L1CLK rising edge or L1SY1, whichever is later.

4. SDS1-SDS2 become valid after the L1CLK rising edge or L1SY1, whichever is later.

5. See Figure 8-19.

Figure 8-19. GSI Timing Diagram

287 L1R x D setup time to L1CLK rising edge 20 ns

288 L1R x D hold time from L1CLK rising edge 50 ns

289 Time between successive L1SY1 in normal mode

SCIT mode

192

L1CLK

290 SDS1-SDS2 active delay from L1CLK riding edge(4) 10 90 ns

291 SDS1-SDS2 active delay from L1SY1 rising edge(4) 10 90 ns

292 SDS1-SDS2 inactive delay from L1CLK falling edge 10 90 ns

293 GCIDCL (GCI Data clock) active delay 0 50 ns

Table 8-16. AC Electrical Specifications - GCI Timing(5) f = 16.67 MHz (Continued)

Num. Parameter Min Max Unit

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

There are two sync types:

Short frame - Sync signals are one clock cycle prior to the data.

Long frame - Sync signals are N-bits that envelope the data, N > 0.

Notes: 1. The ratio CLK/TCLK1 must be greater than 2.5/1.

2. L1T x D becomes valid after the L1CLK rising edge or the sync enable, whichever is later, if long frames are used.

3. Specification valid for both sync methods.

4. See Figure 8-20.

The NMSI mode uses two clocks, one for receive and one for transmit. Both clocks can be internal or

external. When the clock is internal, it is generated by the internal baud rate generator and it is output on

L1R x D or L1T x D. All the timing is related to the external clock pin. The timing is specified for NMSI1. It

is also valid for NMS12 and NMS13.

Table 8-17. AC Electrical Specifications - PCM Timing(4) f = 16.67 MHz

Num. Parameter Min Max Unit

300 L1CLK (PCM clock) frequency(1) 6.66 MHz

301 L1CLK width low/high 55 ns

302 L1SY0-L1SY1 setup time to L1CLK falling edge 20 ns

303 L1SY0-L1SY1 hold time from L1CLK falling edge 40 ns

304 L1SY0-L1SY1 width low 1 L1CLK

305 Time between successive sync signals (short frame) 8 L1CLK

306 L1T x D data valid after L1CLK rising edge(2) 070ns

307 L1T x D to high impedance (from L1CLK rising edge) 0 50 ns

308 L1R x D setup time (to L1CLK falling edge)(3) 20 ns

309 L1R x D hold time (from L1CLK falling edge)(3) 50 ns

310 L1T x D data valid after syncs rising edge (long)(2) 0100ns

311 L1T x D to high impedance (from L1SY0-L1SY1 falling edge) (long) 0 70 ns

Table 8-18. AC Electrical Specifications - NMSI Timing(4)

Num. Parameter

Internal Clock External Clock

UnitMin Max Min Max

315 RCLK1 and TCLK1 frequency(1) 5.12 6.668 MHz

316 RCLK1 and TCLK1 low/high 70 55 ns

317 RCLK1 and TCLK1 rise/fall time(2) ––––ns

318 T x D1 active delay TCLK1 falling edge 0 40 0 70 ns

319 RTS1 active/inactive delay from TCLK1 falling edge 0 40 0 100 ns

320 CTS1 setup time to TCLK1 rising edge 50 10 ns

321 R x D1 setup time to RCLK1 rising edge 50 10 ns

322 R x D1 hold time from RCLK1 rising edge(3) 10 50 ns

323 CD1 setup time to RCLK1 rising edge 50 10 ns

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Notes: 1. The ratio CLK/TCLK1 and CLK/RCLK1 must be greater than 2.5/1 for external clock. For internal clock the ratio must be

greater than 3/1 (the input clock to the baud rate generator may be either CLK or TIM1), in both cases the maximum fre-

quency is limited to 16.67 MHz. In asynchronous mode (UART), the bit rate is 1/16 of the clock rate.

2. Schmitt triggers used on input buffers.

3. Also applies to CD hold time when CD is used as an external sync in BISYNC or totally transparent mode.

4. See Figure 8-21.

Figure 8-20. PCM Timing Diagram

302

300

310

301

305

304

307

306

309

308

302

303 311

307

L1CLK

(INPUT)

L1SY0

L1SY1

(INPUT)

L1SY0

L1SY1

(INPUT)

L1TXD

(OUTPUT)

L1TXD

(OUTPUT)

L1RXD

(INTPUT)

SYNC ENVELOPES DATAS

123456789

12345678

1 2 3 4 5 6 7 8 91011

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

Figure 8-21. NMSI Timing Diagram

9. Functional Description

The TS68302 uses a microprocessor architecture which has peripheral devices connected to the system

bus through a dual-port memory. Various parameters, counters, and all memory buffer descriptor tables

reside in the dual-port RAM. The receive and transmit data buffer may be located in this on-chip RAM or

in the off-chip system RAM (see Figure 9-3). Six DMA channels are dedicated to the six serial ports

(receive and transmit for each of the three SCC channels). If an SCC channel’s data is programmed to

be located in the external RAM, the CP main controller (RISC processor) will program the corresponding

DMA channel to perform the required accesses. If the data resides in the on-chip dual-port RAM, then

the CP main controller accesses the RAM with one clock cycle access and no arbitration delays.

The buffer memory structure of the TS68302 can be configured by the software to closely match I/O

channel requirements. The interrupt structure is also programmable to relieve the on-chip 68000/68008

core from bit manipulation functions for peripherals, allowing the processor to perform application soft-

ware or protocol processing.

319

318

315

316

317

320

319

RCLK1

RXD1

(INPUT)

CD1

(INPUT)

CD1

(SYNC INPUT)

TCLK1

TXD1

(OUTPUT)

RTS1

(OUTPUT)

CTS1

(INPUT)

316

317

315

322

323

317

321

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

In some cases, the interface to equipment or proprietary networks may require the use of standard con-

trol and data signals. For these signals, the TS68302 can be programmed to use the NMSI mode. This

mode is available for one, two, or all three SCC ports; remaining ports may then use one of the multi-

plexed interface modes: IDL, GCI, or PCM.

Figure 9-1. Buffer Memory Structure

9.1 68000/68008 Core Overview

The TS68302 allows operation either in the full 68000 mode with a 16-bit data bus or in the 68008 mode

with an 8-bit data bus.

DUAL-PORT RAM (1152 BYTES)

TX DATA BUFFER

SCC2 BUFFER

DESCRIPTORS

TABLE

SCC1 BUFFER

DESCRIPTORS

TABLE

RRX DATA

TX DATA

DDATA

RX BUFFER DESCRIPTORS (8)

FRAME STATUS

DATA COUTDATA COUT

DATA POINTER

TX BUFFER DESCRIPTORS (8)

FRAME STATUS

DATA LENGTH

DATA POINTER

SCC3 BUFFER

DESCRIPTORS

TABLE

SCP DESCRIPTOR

SMC1 DESCRIPTOR

SMC2 DESCRIPTOR

PARAMETER RAM (576 BYTES)

RX DATA BUFFER

TX DATA BUFFER

EXTERNAL MEMORY

SYSTEM RAM (576 BYTES)

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

9.2 System Integration Block (SIB)

The TS68302 has an SIB which simplifies the task of hardware and software design. The IDMA control-

ler eliminates the need for an external DMA controller on the system board. In addition, there is an

interrupt controller that can be used in a dedicated mode to generate interrupt acknowledge signals with-

out external logic. Similarly, the chip-select signals and wait-state logic eliminate the need to generate

these signals externally.

The SIB includes the IDMA controller, interrupt controller, parallel I/O ports, dual-port RAM, three timers,

chip-select logic, clock generator, and system control.

9.2.1 IDMA Controller

The TS68302 has one IDMA channel and six serial DMA channels which operate concurrently with other

CPU operations. The IDMA can operate in different modes of data transfer as programmed by the user.

The six serial DMA channels for the three full-duplex SCC channels are transparent to the user, imple-

menting bus-cycle-stealing data transfers controlled by the TS68302’s internal RISC controller. These

six channels have priority over the separate IDMA channels.

The IDMA controller can transfer data between any combination of memory and I/O devices. In addition,

data may be transferred in either byte or word quantities, and the source and destination addresses may

be either odd or even. Every IDMA cycle requires between two and four bus cycles, depending on the

address boundary and transfer size. If both the source and destination addresses are even, the IDMA

fetches one word of data and then immediately deposits it. If either the source or destination block

begins on an odd boundary, the transfer takes more bus cycles.

The IDMA features are as follows:

• memory-memory, memory-peripheral, or peripheral-memory data transfers,

• operation with data blocks located at even or odd addresses,

• packing and unpacking of operands,

• fast transfer rates: up to 4 MBps at 16 MHz with no wait states,

• full support of all bus exceptions: halt, bus error, and retry,

• flexible request generation

• two address pointer registers and one counter register,

• three I/O lines for externally requested data transfers,

• asynchronous bus structure with 24-bit address and 8- to 16-bit data bus.

9.2.2 Interrupt Controller

The interrupt controller, which manages the priority of internal and external interrupt requests, generates

a vector number during the CPU interrupt acknowledge cycle. Nested interrupts are fully supported.

The interrupt controller receives requests from internal sources (INRQ interrupts) such as the timers, the

IDMA, the serial controllers, and the parallel I/O pins (port B). The interrupt controller allows the masking

of each INRQ interrupt source. When multiple events within a peripheral can cause the interrupt, each of

these events is also maskable.

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Figure 9-2. Interrupt Controller Block Diagram

The interrupt controller also receives external (EXRQ) requests. EXRQ interrupts are received by the

IMP according to the operational mode selected. In the normal operational mode, EXRQ interrupts are

encoded onto the IPL lines. In the dedicated operational mode, EXRQ interrupts are presented directly

as IRQ7, IRQ6, and IRQ1.

The interrupt controller block diagram is shown in Figure 9-2. The interrupt controller features are as

follows:

• two operational modes: normal and dedicated,

• eighteen priority-organized interrupt sources (internal and external),

• fully nested interrupt environment,

• unique vector number for each internal/external source,

• three selectable interrupt request/interrupt acknowledge pairs.

SCC1 EVENT

SCC2 EVENT

SCC3 EVENT

SCC1 MASK

SCC2 MASK

SCC3 MASK

INTERRUPT PENDING REGISTER (IPR)

INTERRUPT MASK REGISTER (IMR)

INTERRUPT IN-SERVICE REGISTER (ISR)

TS68000 CORE

DATA BUS

IRQ7/

IPL0

IRQ6/

IPL1

IRQ1/

IPL2

INTERRUPT

PRIORITY

RESOLVER

IPL2-IPL0 TO

TS68000 CORE

IACK6

IACK1

IACK7

VECTOR

GENERATION

LOGIC

TIMERS

SCP

SMCs

DMA

PB8-PB11

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

9.2.3 Parallel I/O Ports

Port A and port B are two general-purpose I/O ports. Each pin in the 16-bit port A may be configured as

a general-purpose I/O pin or as a dedicated peripheral interface pin. Port B has 12 pins. Eight pins may

be configured as general-purpose pins or as dedicated peripheral interface pins, and four are general-

purpose pins, each with interrupt capability.

9.2.4 Dual-Port RAM

The IMP has 1152 bytes of RAM configured as a dual-port memory. The RAM can be accessed by the

internal RISC controller or one of three bus masters: the 68000 core, an external bus master, or the

IDMA. All internal bus masters synchronously access the RAM with no wait states. External bus masters

can access the RAM and registers synchronously or asynchronously.

The RAM is divided into two parts. There are 576 bytes used as a parameter RAM, which includes point-

ers, counters, and registers for the serial ports. The other 576 bytes may be used for system RAM, which

may include data buffers, or may be used for other purposes such as a no-wait-state cache.

9.3 Timers

There are three timer units. Two units are identical, general-purpose timers; the third unit can be used to

implement a watchdog timer function.

The two general-purpose timers are implemented with a timer mode register (TMR), a timer capture reg-

ister (TCR), a timer counter (TCN), a timer reference register (TRR), and a timer event register (TER).

The TMR contains the prescaler value programmed by the user. The watchdog timer, which has a TRR

and TCN, uses a fixed prescaler value.

The timer features are as follows:

• Two general-purpose timer units:

- maximum period of 16 seconds (at 16.67 MHz),

- 60-nanosecond resolution (at 16.67 MHz),

- programmable sources for the clock input,

- input capture capability,

- output compare with programmable mode for the output pin,

- free run and restart modes.

• One watchdog timer with a 16-bit counter and a reference register:

- maximum period of 16 seconds (16.67 MHz),

- 0.5-millisecond resolution (at 16 MHz),

- output signal (WDOG),

- interrupt capability.

9.4 External Chip-select Signals and Wait-state Logic

The TS68302 has a set of four programmable chip-select signals. Each chip select has an identical

structure. For each memory area, an internally generated cycle-termination signal (DTACK) may be

defined with up to six wait states to avoid using board space for cycle-termination logic. The four signals

may each support four different classes of memory, such as high-speed static RAM, slower dynamic

RAM, EPROM, and nonvolatile RAM. The chip-select and wait-state generation logic is active for all

potential bus masters.

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

9.5 Clock Generator

The TS68302 has an on-chip clock generator which supplies internal and external high-speed clocks (up

to 16.67 MHz). The clock circuitry uses three dedicated pins: EXTAL, XTAL, and CLKO.

9.6 System Control

The IMP system control consists of a system control register (SCR) containing bits for the following sys-

tem control functions:

• system status and control logic,

• bus arbitration logic with low interrupt latency,

• hardware watchdog,

• low power (standby) modes,

• disable CPU logic (68000),

• freeze control for debugging on-chip peripherals,

•AS

control during read-modify-write cycles.

9.6.1 System Control Register

The SCR is a 32-bit register that consists of system status and control bits, a bus arbiter control bit, hard-

ware watchdog control bits, low power control bits, and freeze select bits. The eight most significant bits

of the SCR report events recognized by the system control logic and set the corresponding bit in the

SCR.

The low power modes are used, when no processing is required from the 68000/68008 core, to reduce

the system power consumption to its minimum value. The low power modes may be exited by an inter-

rupt from an on-chip peripheral.

9.6.2 Disable CPU Logic (68000)

This control allows an external processor direct connection to the bus and to the IMP’s peripherals while

the on-chip 68000 core is disabled. Entered during a system reset (RESET and HALT asserted

together), this mode configures the IMP on-chip peripherals for use with other TS68032 units or other

processors and is an effective configuration for systems needing more than three SCCs.

9.6.3 Freeze Control

This control is used to freeze the activity of selected peripherals and to debug systems. The IMP freezes

its activity with no new interrupt requests, no memory accesses (internal or external), and no access of

the serial channels. The IDMA controller completes any bus cycle in progress and releases bus owner-

ship. No further bus cycles will be started as long as FRZ remains asserted.

9.7 DRAM Refresh Controller

The CP main (RISC) controller can optionally handle the dynamic RAM (DRAM) refresh task without any

intervention from the 68000 core. The refresh request can be generated from a TS68302 timer, baud

rate generator, or externally. The DRAM refresh controller performs a standard 68000-type read cycle at

programmable address sequences, with user-provided RAS and CAS generation.

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

9.8 Communications Processor

The CP in the TS68302 includes the main controller, six serial DMA channels, three SCCs, an SCP, and

two SMCs.

Host software configures each communications channel, as required by the application, to include

parameters, baud rates, physical channel interfaces desired, and interrupting conditions. Buffer struc-

tures are set up for receive and transmit channels. Up to eight frames may be received or transmitted

without host software involvement. Selection of the interrupt interface is also set by register bits in regis-

ter space of the device.

Data is transmitted and received using the appropriate buffer descriptors and buffer data space for a

channel. The CP operates is a modified polling mode on each channel and buffer descriptor to identify

buffers awaiting transmission and channels requiring servicing. The user sets a bit in the buffer descrip-

tor of a transmit frame; when the CP polls and detects this bit, it will begin transmission. Generally, no

other action is required to accomplish transmission.

9.8.1 Main Controller

The main controller is a microcode RISC processor that services all the serial channels. The main con-

troller transfers data between the serial channels and internal/external RAM, executes host commands,

and generates interrupts to the interrupt controller.

Data is transferred from the serial channel to the dual-port RAM or to the external memory through the

peripheral bus. If data is transferred between the SCC channels and external memory, the main control-

ler uses up to six serial DMA channels for the transfer. The main controller also controls all character and

address comparison and cyclic redundancy check (CRD) generation and checking.

The execution unit includes the arithmetic logic unit (ALU), which performs arithmetic and logic opera-

tions on the registers.

9.8.2 Serial Communication Controllers

The TS68302 has three independent SCCs. Each SCC can be configured to implement different proto-

cols - for example, to perform a gateway function or to interface to an ISDN basic rate channel. To

simplify programming, each protocol implementation uses identical data structures.

Five protocols are supported: high-level data link control (HDLC), binary synchronous communication

(BISYNC), synchronous/asynchronous digital data communications message protocol (DDCMP), V.110,

universal asynchronous receiver transmitter (UART), and a fully transparent mode. To aid system diag-

nostics, each SCC may be configured to operate in either an echo or loopback mode. In echo mode, the

IMP retransmits any signals received; in loopback mode, the IMP locally receives signals originating

from itself.

The clock pins (RCLK, TCLK) for each SCC can be programmed for either an external or internal source,

with user-programmable baud rates available for each SCC channel.

Each SCC also supports the standard modem control signals: request to send (RTS), clear to send

(CTS), and carrier detect (CD). Other modem signals may be provided through the parallel I/O pins.

The SCC features are as follows:

• programmable baud rate generator driven by the internal or external clock,

• data may be clocked by the programmable baud rate generator or directly by an external clock,

• provides modem signals RTS, CTS, and CD,

• Full-duplex operation,

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

• Automatic echo mode,

• Local loopback mode,

• Baud rate generator outputs available externally.

The SCC HDLC mode key features are as follows:

• flexible data buffers with multiple buffers per frame allowed,

• separate interrupts for frames and buffers (receive and transmit),

• four address comparison registers with mask,

• maintenance of five 16-bit counters,

• flag/abort/idle generation/detection,

• zero insertion/deletion,

• NRZ/NRZI data encoding,

• 16-bit or 32-bit CRC-CCITT generation/checking,

• detection of non-octet aligned frames,

• detection of frames that are too long,

• programmable 0 - 15 FLAGS between successive frames,

• automatic retransmission in case of collision.

The SCC BISYNC mode key features are as follows:

• flexible data buffers,

• eight control recognition registers,

• automatic SYNC1 and SYNC2 detection,

• SYNC/DLE stripping and insertion,

• CRC-16 and LRC generation/checking,

• parity (VRC) generation/checking,

• supports BISYNC transparent operation (use of DLE characters),

• supports promiscuous (totally transparent) reception and transmission,

• maintains parity error counter,

• external SYNC support,

• reverse data mode.

The SCC DDCMP mode key features are as follows:

• synchronous and asynchronous DDCMP links supported,

• flexible data buffers,

• four address comparison registers with mask,

• automatic frame synchronization,

• automatic message synchronization by searching for SOH, ENQ, or DLE,

• CRC-16 generation/checking,

• NRZ/NRZI data encoding,

• maintenance of four 16-bit error counters.

The SCC V.110 mode key features are as follows:

• provides synchronization and reception of 80-bit frames,

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

• automatic detection of framing errors,

• allows transmission of the 80-bit frame.

The SCC UART mode key features are as follows:

• flexible message-oriented data buffers,

• multidrop operation,

• receiver wakeup on idle line or address mode,

• eight control character comparison registers,

• two address comparison registers,

• four 16-bit error counters,

• programmable data length (7 - 8 bits),

• programmable 1 or 2 stop bits with fractional stop bits,

• even/odd/force/no parity generation,

• even/odd/no parity check,

• frame error, noise error, break, and idle detection,

• transmits idle and break sequences,

• freeze transmission option,

• maintenance of four 16-bit error counters,

• provides asynchronous link over which DDCMP may be used,

• Flow control character transmission supported.

9.8.3 Serial Communication Port

The SCP is a full-duplex, synchronous, character-oriented channel which provides a three-wire interface

(TXD, RXD, and clock). The SCP consists of independent transmitter and receiver sections and a com-

mon SCP clock generator. The transmitter and receiver section use the same clock, which is derived

from the main clock by an on-chip baud rate generator. The TS68302 is an SCP master, generating both

the enable and the clock signals. The enable signals may be generated by the general-purpose I/O pins.

The SCP allows the TS68302 to communicate with a variety of serial devices for the exchange of status

and control information using a subset of the Motorola serial peripheral interface (SPI). Such devices

may include industry-standard CODECs and other microcontrollers and peripherals.

The SCP can be configured to operate in a local loopback mode, which is useful for diagnostic functions.

The receiver and the transmitter operate normally in these modes.

The SCP features are as follows:

• three-wire interface (SPTXD, SPRXD, and SPCLK),

• full-duplex operation,

• clock rate up to 4.096 MHz,

• programmable baud rate generator,

• local loopback capability for testing purposes.

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

9.8.4 Serial Management Controllers

The SMCs are two synchronous, full-duplex ports that may be configured to operate in either IDL or GCI

mode to handle the maintenance and control portions of these interfaces. The SMC ports are not used in

PCM or NMSI modes.

The SMC features are as follows:

• two modes of operation - IDL and GCI,

• local loopback capability for testing purposes,

• full-duplex operation,

• SMC1 in GCI mode detects collisions on the D channel.

9.8.5 Serial Channels Physical Interface

The serial channels physical interface connects the physical layer serial lines and the serial controllers

(three SCCs and two SMCs). The interface implements both the routing and the time-division multiplex-

ing for the full ISDN bandwidth. It supports four buses: IDL, GCI, PCM, and NMSI (a nonmultiplexed

modem interface). The multiplexed modes (IDL, GCI, and PCM) also allow multiple channels (e.g., ISDN

B channels) or user-defined subchannels to be assigned to a given SCC. The serial interface also sup-

ports two testing modes: echo and loopback.

For the IDL and GSI buses, support of management functions in the frame structure is provided by the

SCP or SMCs, respectively. Refer to Figure 9-3 for the serial channels physical interface block diagram.

Figure 9-3. Serial Channels Physical Interface Block Diagram

SIMASK

MASK REGISTER

SIMODE

MODE REGISTER

TS68000 DATA BUS

MUX MUX MUX

TO SMC1 TO SMC2 TO SCC1 TO SCC2 TO SCC3

LAYER-1 BUS

INTERFACE

TIME-SLOT

ASSIGNER

PHYSICAL INTERFACE BUS

ISDN INTERFACE OR SCC1

TXD

RXD

CTS

RTS

L1TXD

L1RXD

L1GR

L1RQ

L1SY1

L1CLK

SCC2 SCC3

CLOCKS

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

10. Preparation For Delivery

10.1 Packaging

Microcircuits are prepared for delivery in accordance with MIL-STD-1835.

10.2 Certificate of Compliance

e2v offers a certificate of compliance with each shipment of parts, affirming the products are in compli-

ance either with MIL-STD-883 or e2v standards and guaranteeing the parameters are tested at extreme

temperatures for the entire temperature range.

11. Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static

charge. Input protection devices have been designed in the chip to minimize the effect of this static

buildup. However, the following handling practices are recommended:

a) Device should be handled on benches with conductive and grounded surfaces.

b) Ground test equipment, tool and operator.

c) Do not handle devices by the leads.

d) Store devices in conductive foam or carriers.

e) Avoid use of plastic, rubber, or silk in MOS areas.

f) Maintain relative humidity above 50%, if practical.

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

12. Package Mechanical Data

12.1 132-pin - Ceramic Pin Grid Array (in millimeter)

12.2 132-pin - Ceramic Quad Flat Pack/CERQUAD

12345678910 11 12 13

34.544 ± 0.254

TOP VIEW

34.544 ± 0.254

4.57 ± 0.025

1.27 ± 0.025

3.17 ± 0.635

2.667 ± 0.254

1.27 ± 0.127

2.54 BSC

BOTTOM VIEW

2.54 BSC

CERQUAD132

Top view

(window frame down)

pin one ident

VB L

-T-

D0.1 (0.004)

SEATING PLANE

21.85

3.94

0.204

0.64

0.5

0.13

0.51

20.32

0.64

27.23

0°

22.86

4.52

0.292

BSC

1.0

0.20

0.76

REF

27.63

8°

0.86

0.155

0.008

0.025

0.019

0.005

0.020

0.800

0.025

1.072

0°

0.90

0.178

0.0115

BSC

0.039

0.008

0.030

REF

1.088

8°

DIM MIN MAX MIN MAX

Millimeters Inches

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

13. Terminal Connections

13.1 132-pin - Ceramic Pin Grid Array

See Figure 2-1.

13.2 132-pin - Ceramic Quad Flat Pack/CERQUAD

See Figure 2-2.

14. Ordering Information

Notes: 1. For availability of the different versions, contact your local e2v sales office.

2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a TSX part-

number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while

shipping prototypes.

15. Document Revision History

Table 15-1 provides a revision history for this hardware specification.

Table 14-1. Standard Microcircuit Drawing (SMD) Cross-Reference

e2v Orderable

Part-Number

Standard

Microcircuit

Drawing (SMD)

Number Standard Package

Lead-

Finish Temperature

Frequency

(MHz)

TS68302MRB/C16 5962-9315901QXC MIL-PRF-38535 PGA 132 Gold -55°C/+125°C 16.67

TS68302MR1B/C16 5962-9315901QXA MIL-PRF-38535 PGA 132 Tinned -55°C/+125°C 16.67

TS68302MAB/C16 5962-9315901QYA MIL-PRF-38535 CERQUAD 132 Tinned -55°C/+125°C 16.67

M: Tc = -55; TJ = +125˚C

V: Tc = -40; TJ = +85˚C

C: Tc = 0; TJ = +70˚C

R: Pin Grid Array 132

A: CERQUAD 132

(Gullwing leads)

--: Gold for PGA or

Tinned for CERQUAD

1: Tinned for PGA

TS y z68302

Part

Identifier

Product

Code(1)

68302

Temperature

Range (1) Screening LevelLead finish Maximum

Bus Speed

xxx16

(1)

Package

16 MHz

TS(X)(2)

---- : Standard

B/C: MIL-STD-883, class B

B/T: Class B Screening

according to MIL-STD-883

Table 15-1. Document Revision History

Revision

Number Date Substantive Change(s)

B 04/2008 Name change from Atmel to e2v

Ordering information update

A 11/2002 Initial revision

0855B–HIREL–04/08

e2v semiconductors SAS 2008

TS68302

Table of Contents

Features .................................................................................................... 1

Description ............................................................................................... 2

Screening/Quality .................................................................................... 2

1 Introduction .............................................................................................. 2

2 Pin Assignments ...................................................................................... 4

3 Signal Descriptions ................................................................................. 7

4 Scope ........................................................................................................ 7

5 Applicable Documents ............................................................................ 7

6 Requirements ........................................................................................... 8

6.1 General ....................................................................................................................8

6.2 Design and Construction .........................................................................................8

6.3 Electrical Characteristics ........................................................................................ 8

6.4 Power Considerations ...........................................................................................10

6.5 Mechanical and Environment ................................................................................10

6.6 Marking ..................................................................................................................10

7 Quality Conformance Inspection ......................................................... 11

7.1 DESC/MIL-STD-883 ..............................................................................................11

8 Electrical Characteristics ...................................................................... 11

8.1 General Requirements ..........................................................................................11

8.2 Dynamic (Switching) Characteristics .....................................................................12

9 Functional Description .......................................................................... 34

9.1 68000/68008 Core Overview .................................................................................35

9.2 System Integration Block (SIB) .............................................................................36

9.3 Timers ...................................................................................................................38

9.4 External Chip-select Signals and Wait-state Logic ................................................38

9.5 Clock Generator ....................................................................................................39

9.6 System Control ......................................................................................................39

9.7 DRAM Refresh Controller ......................................................................................39

9.8 Communications Processor ..................................................................................40

0855B–HIREL–04/08

TS68302

e2v semiconductors SAS 2008

10 Preparation For Delivery ....................................................................... 44

10.1 Packaging ............................................................................................................44

10.2 Certificate of Compliance ....................................................................................44

11 Handling ................................................................................................. 44

12 Package Mechanical Data ..................................................................... 45

12.11 32-pin - Ceramic Pin Grid Array (in millimeter) ..................................................45

12.21 32-pin - Ceramic Quad Flat Pack/CERQUAD ...................................................45

13 Terminal Connections ........................................................................... 46

13.11 32-pin - Ceramic Pin Grid Array ........................................................................46

13.21 32-pin - Ceramic Quad Flat Pack/CERQUAD ...................................................46

14 Ordering Information ............................................................................. 46

15 Document Revision History .................................................................. 47

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any

use thereof and also reserves the right to change the specific ation of goods without notice. e2v accepts no liability beyond that set out in its stan-

dard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accorda nce w ith inform a-

tion contained herein.

How to reach us

Home page: www.e2v.com

Sales Office:

Northern Europe

e2v ltd

106 Waterhouse Lane

Chelmsford

Essex CM1 2QU

England

Tel: +44 (0)1245 493493

Fax: +44 (0)1245 492492

E-Mail: enquiries@e2v.com

Southern Europe

e2v sas

16 Burospace

F-91572 Bièvres

Cedex

France

Tel: +33 (0) 1 60 19 55 00

Fax:+33 (0) 1 60 19 55 29

E-Mail: enquiries-fr@e2v.com

Germany and Austria

e2v gmbh

Industriestraße 29

82194 Gröbenzell

Germany

Tel: +49 (0) 842 410 570

Fax:: +49 (0) 842 284 547

E-Mail: enquiries-de@e2v.com

Americas

e2v inc.

4 Westchester Plaza

Elmsford

NY 10523-1482

USA

Tel: +1 (914) 592 6050

Fax: +1 (914) 592-5148

E-Mail: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F,

Onfem Tower,

29 Wyndham Street,Central,

Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

E-Mail: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 7 6 58 30 00

Hotline:

std-hotline@e2v.com

0855B–HIREL–04/08

e2v semiconductors SAS 2008