● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
VP2450
P-Channel Enhancement-Mode
Vertical DMOS FET
Absolute Maximum Ratings
Parameter Value
Drain-to-Source voltage BVDSS
Drain-to-Gate voltage BVDGS
Gate-to-Source voltage ±20V
Operating and storage temperature -55OC to +150OC
Soldering temperature* 300OC
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
* Distance of 1.6mm from case for 10 seconds.
Ordering Information
Device Package Options BVDSS/BVDGS
(V)
RDS(ON)
(max)
(Ω)
ID(ON)
(min)
(mA)
TO-92 TO-243AA (SOT-89)
VP2450 VP2450N3-G VP2450N8-G -500 30 -200
-G indicates package is RoHS compliant (‘Green’)
Pin Configurations
TO-92 (N3)
Product Marking
TO-243AA (SOT-89) (N8)
VP4EW W = Code for week sealed
= “Green” Packaging
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low CISS and fast switching speeds
High input impedance and high gain
Excellent thermal stability
Integral source-to-drain diode
Applications
Motor controls
Converters
Amplifiers
Switches
Power supply circuits
Drivers (relays, hammers, solenoids, lamps,
memories, displays, bipolar transistors, etc.)
►
►
►
►
►
►
►
►
►
►
►
►
►
General Description
The Supertex VP2450 is an enhancement-mode (normally-
off) transistor that utilizes a vertical DMOS structure
and Supertex’s well-proven silicon-gate manufacturing
process. This combination produces a device with the
power handling capabilities of bipolar transistors, and the
high input impedance and positive temperature coefficient
inherent in MOS devices. Characteristic of all MOS
structures, this device is free from thermal runaway and
thermally-induced secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
GATE
SOURCE
DRAIN
TO-243AA (SOT-89) (N8)
GATE
SOURCE
DRAIN
DRAIN
TO-92 (N3)
YY = Year Sealed
WW = Week Sealed
= “Green” Packaging
SiVP
2450
Y Y W W
Package may or may not include the following marks: Si or
Packages may or may not include the following marks: Si or
2
VP2450
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
Electrical Characteristics (TA = 25OC unless otherwise specified)
Sym Parameter Min Typ Max Units Conditions
BVDSS Drain-to-source breakdown voltage -500 - - V VGS = 0V, ID = -250µA
VGS(th) Gate threshold voltage -1.5 - -3.5 V VGS = VDS, ID= -1.0mA
ΔVGS(th) Change in VGS(th) with temperature - - -4.8 mV/OC VGS = VDS, ID= -1.0mA
IGSS Gate body leakage - - -100 nA VGS = ± 20V, VDS = 0V
IDSS Zero gate voltage drain current
- - -10 µA VGS = 0V, VDS = Max Rating
- - -1.0 mA VDS = 0.8 Max Rating,
VGS = 0V, TA = 125°C
ID(ON) On-state drain current -75 - - mA VGS = -4.5V, VDS = -15V
-200 - - VGS = -10V, VDS = -15V
RDS(ON) Static drain-to-source on-state resistance - - 35 ΩVGS = -4.5V, ID = -50mA
- - 30 VGS = -10V, ID = -100mA
ΔRDS(ON) Change in RDS(ON) with temperature - - 0.75 %/OC VGS = -10V, ID = -100mA
GFS Forward transductance 150 320 - mmho VDS = -15V, ID = -100mA
CISS Input capacitance - - 190
pF
VGS = 0V,
VDS = -25V,
f = 1.0MHz
COSS Common source output capacitance - - 75
CRSS Reverse transfer capacitance - - 20
td(ON) Turn-on delay time - - 10
ns
VDD = -25V,
ID = -200mA,
RGEN = 25Ω
trRise time - - 25
td(OFF) Turn-off delay time - - 45
tfFall time - - 25
VSD Diode forward voltage drop - - -1.8 V VGS = 0V, ISD = -100mA
trr Reverse recovery time - 300 - ns VGS = 0V, ISD = -100mA
Notes:
All D.C. parameters 100% tested at 25OC unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
All A.C. parameters sample tested.
1.
2.
Thermal Characteristics
Package
ID
(continuous)†
(mA)
ID
(pulsed)
(mA)
Power Dissipation
@TC = 25OC
(W)
θjc
(OC/W)
θja
(OC/W)
IDR
†
(mA)
IDRM
(mA)
TO-92 -100 -300 1.0 125 170 -100 -300
TO-243AA (SOT-89) -160 -800 1.6‡15 78 -160 -800
Switching Waveforms and Test Circuit
90%
10%
90% 90%
10%
10%
PULSE
GENERATOR
V
DD
R
L
Output
D.U.T.
t(ON)
td(ON)
t(OFF)
td(OFF) tF
tr
INPUT
INPUT
OUTPUT
0V
V
DD
R
GEN
0V
-10V
† ID (continuous) is limited by max rated Tj.
‡ Mounted on FR5 board, 25mm x 25mm x 1.57mm.
3
VP2450
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
Typical Performance Curves
°
°
Power Dissipation vs Case Temperature
TC
4
VP2450
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
Typical Performance Curves (cont.)
°
°
°
°
°
5
VP2450
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
3-Lead TO-92 Package Outline (N3)
Symbol A b c D E E1 e e1 L
Dimensions
(inches)
MIN .170 .014†.014†.175 .125 .080 .095 .045 .500
NOM - - - - - - - - -
MAX .210 .022†.022†.205 .165 .105 .105 .055 .610*
JEDEC Registration TO-92.
* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.
† This dimension is a non-JEDEC dimension.
Drawings not to scale.
Supertex Doc.#: DSPD-3TO92N3, Version D080408.
Seating Plane
1
2
3
Front View Side View
Bottom View
E1 E
D
e1
L
e
c
1 2 3
b
A
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an
adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the
replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications
are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.
©2008 All rights reserved. Unauthorized use or reproduction is prohibited.
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
6
VP2450
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to http://www.supertex.com/packaging.html.)
Doc.# DSFP-VP2450
A012009
3-Lead TO-243AA (SOT-89) Package Outline (N8)
Symbol A b b1 C D D1 E E1 e e1 H L
Dimensions
(mm)
MIN 1.40 0.44 0.36 0.35 4.40 1.62 2.29 2.13
1.50
BSC
3.00
BSC
3.94 0.89
NOM - - - - - - - - - -
MAX 1.60 0.56 0.48 0.44 4.60 1.83 2.60 2.29 4.25 1.20
JEDEC Registration TO-243, Variation AA, Issue C, July 1986.
Drawings not to scale.
Supertex Doc. #: DSPD-3TO243AAN8, Version D070908.
bb1
