SW
SYS
BAT
DRV
PGND
PMIDU
USB
IUSB1
IUSB2
CE1
BOOT
HOST
PMIDI
IN
TEMP PACK+
+
PACK–
–
IUSB3
CE2 PGCHG
VDPM
AC Adapter or
Wireless Power
System
Load
VBUS
D+
D–
GND
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
2.5A, Dual-Input, Single Cell Switch Mode Li-Ion Battery Charger with Power Path
Management
Check for Samples: bq24165 ,bq24166,bq24167
1FEATURES APPLICATIONS
• High-Efficiency Switch Mode Charger with • Handheld Products
Separate Power Path Control • Portable Media Players
– Make a GSM Call with a Deeply Discharged • Portable Equipment
Battery or No Battery • Netbook and Portable Internet Devices
– Instantly Startup System from a Deeply
Discharged Battery or No Battery DESCRIPTION
• Dual Input Charger The bq24165, bq24166 and bq24167 are highly
integrated single cell Li-Ion battery charger and
– 20V Input Rating, With Over-Voltage system power path management devices targeted for
Protection (OVP) space-limited, portable applications with high capacity
– 6.5V for USB Input batteries. The single cell charger has dual inputs
– 10.5V for IN Input which allow operation from either a USB port or
higher power input supply (i.e., AC adapter or
– Integrated FETs for Up to 2.5A Charge Rate wireless charging input) for a versatile solution. The
– Up to 2.5A from IN Input two inputs are fully isolated from each other and are
– Up to 1.5A from USB Input managed by the bq24165/166/167 with the IN input
having precedence.
• Highly Integrated Battery N-Channel MOSFET
Controller for Power Path Management APPLICATION SCHEMATIC
• Safe and Accurate Battery Management
Functions
– 0.5% Battery Regulation Accuracy
– 10% Charge Current Accuracy
• Adjustable Charge Current, Input Current
Limit, and VINDPM Threshold (for IN input)
• Easy JEITA Implementation
– Charge Parameter Selector Inputs (CE1,
CE2) for (bq24165)
• Voltage-based, NTC Monitoring Input (TS)
– Standard Temperature Range (bq24166)
– JEITA Compatible (bq24167)
• Thermal Regulation Protection for Output
Current Control
• Low Battery Leakage Current, BAT Short-
Circuit Protection
• Soft-Start Feature to Reduce Inrush Current
• Thermal Shutdown and Protection
• Available in Small 2.8mm x 2.8mm 49-ball
WCSP or 4mm x 4mm QFN-24 Packages
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright © 2011–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION (CONTINUED)
The power path management feature allows the bq24165/166/167 to power the system from a high efficiency DC
to DC converter while simultaneously and independently charging the battery. The charger monitors the battery
current at all times and reduces the charge current when the system load requires current above the input
current limit. This allows for proper charge termination and timer operation. The system voltage is regulated to
the battery voltage but will not drop below 3.5V. This minimum system voltage support enables the system to run
with a defective or absent battery pack and enables instant system turn-on even with a totally discharged battery
or no battery. The power-path management architecture also permits the battery to supplement the system
current requirements when the adapter cannot deliver the peak system currents. This enables the use of a
smaller adapter. The 2.5A input current capability allows for GSM phone calls as soon as the adapter is plugged
in regardless of the battery voltage.
The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases,
an internal control loop monitors the IC junction temperature and reduces the charge current if the internal
temperature threshold is exceeded. Additionally, the bq24166 and bq24167 offer a voltage-based battery pack
thermistor monitoring input (TS) that monitors battery temperature for safe charging. The TS function for
bq24166 is JEITA compatible.
ORDERING INFORMATION
PART NUMBER USB OVP IN OVP NTC MONITORING (TS) JEITA COMPATIBLE Package
bq24165YFFR 6.5V 10.5 V No Yes WCSP
bq24165YFFT 6.5 V 10.5 V No Yes WCSP
bq24165RGER 6.5V 10.5 V No Yes QFN
bq24165RGET 6.5 V 10.5 V No Yes QFN
bq24166YFFR 6.5 V 10.5 V Yes No WCSP
bq24166YFFT 6.5 V 10.5 V Yes No WCSP
bq24166RGER 6.5 V 10.5 V Yes No QFN
bq24166RGET 6.5 V 10.5 V Yes No QFN
bq24167YFFR 6.5 V 10.5 V Yes Yes WCSP
bq24167YFFT 6.5 V 10.5 V Yes Yes WCSP
bq24167RGER 6.5 V 10.5 V Yes Yes QFN
bq24167RGET 6.5 V 10.5 V Yes Yes QFN
2Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted) VALUE/UNITS
Pin voltage range (with respect to PGND) IN, USB –2 V to 20 V
PMIDI, PMIDU, BOOT –0.3 V to 20 V
SW –0.7 V to 12V
ISET, ILIM, SCL, SYS, BAT, BGATE, DRV, PG, CHG, VDPM, IUSB_, –0.3 V to 7 V
CE_,TS
BOOT to SW –0.3 V to 7 V
Output current (Continuous) SW 4.5 A
SYS, BAT 3.5 A
Input current (Continuous) IN 2.75 A
USB 1.75 A
Output sink current PG, CHG 10 mA
Operating free-air temperature range –40°C to 85°C
Junction temperature, TJ–40°C to 125°C
Storage temperature, TSTG –65°C to 150°C
Lead temperature (soldering, 10 s) 300°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage
values are with respect to the network ground terminal unless otherwise noted.
THERMAL INFORMATION bq2416x
THERMAL METRIC(1) UNITS
49 PINS (YFF) 24 PINS (RGE)
θJA Junction-to-ambient thermal resistance 49.8 32.6
θJCtop Junction-to-case (top) thermal resistance 0.2 30.5
θJB Junction-to-board thermal resistance 1.1 3.3 °C/W
ψJT Junction-to-top characterization parameter 1.1 0.4
ψJB Junction-to-board characterization parameter 6.6 9.3
θJCbot Junction-to-case (bottom) thermal resistance n/a 2.6
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted) MIN MAX UNITS
VIN IN voltage range 4.2 18(1) V
IN operating voltage range 4.2 10
VUSB USB voltage range 4.2 18(1) V
USB operating range 4.2 6
IIN Input current, IN input 2.5 A
IUSB Input current USB input 1.5 A
ISYS Ouput current from SW, DC 3 A
IBAT Charging 2.5 A
Discharging, using internal battery FET 2.5 A
TJOperating junction temperature range 0 125 °C
(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. A tight
layout minimizes switching noise.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: bq24165 bq24166 bq24167
I SET
CHA RG E
I SET
K
I =
R
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
ELECTRICAL CHARACTERISTICS
Circuit of Figure 1, VSUPPLY = VUSB or VIN (whichever is supplying the IC), VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
mm TJ= 0°C–125°C and TJ= 25ºC for typical values (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,15
PWM switching mA
ISUPPLY Supply current for control (VIN or VUSB) VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,5
PWM NOT switching
0°C < TJ< 85°C, High-Z Mode 175 μA
IBATLEAK Leakage current from BAT to the Supply 0°C < TJ< 85°C, VBAT = 4.2 V, VUSB = VIN = 0 V 5 μA
0°C < TJ< 85°C, VBAT = 4.2 V, VSUPPLY = 0 V or 5V
Battery discharge current in high impedance
IBAT_HIZ 55 μA
mode, (BAT, SW, SYS) IUSB1=IUSB2=IUSB3=1, High-Z mode
POWER PATH MANAGEMENT
VSYS(REG) VBAT < VMINSYS 3.6 3.7 3.82
System regulation voltage V
VSYSREGFETOFF Battery FET turned off, Charge disable or termination 4.26 4.33 4.37
VMINSYS Minimum system regulation voltage VBAT < VMINSYS, Input current limit or VINDPM active 3.4 3.5 3.62 V
VBAT –
VBSUP1 Enter supplement mode threshold VBAT > 2.5 V V
40mV
VBAT –
VBSUP2 Exit supplement mode threshold VBAT > 2.5 V V
10mV
ILIM(Discharge) Current limit, discharge or supplement mode Current monitored in internal FET only. 7 A
Measured from(VBAT -VSYS) = 300mV to
Deglitch time, OUT short circuit during
tDGL(SC1) 250 μs
discharge or supplement mode VBGATE = (VBAT - 600mV)
Recovery time, OUT short circuit during
tREC(SC1) 60 ms
discharge or supplement mode
Battery range for BGATE operation 2.5 4.5 V
BATTERY CHARGER
YFF pkg 37 57
Measured from BAT to SYS,
Internal battery charger MOSFET on-
RON(BAT-SYS) mΩ
resistance VBAT = 4.2 V RGE pkg 50 70
TA= 25°C, CE1 = CE2 = 0 4.179 4.2 4.221
CE1=CE2 = 0 or VWARM < VTS < VCOOL 4.160 4.2 4.24
VBATREG Battery regulation voltage V
TA= 25°C, CE1=1, CE2=0 4.04 4.06 4.08
CE1=1, CE2=0 or VHOT < VTS < VWARM 4.02 4.06 4.1
ICHARGE Charge current programmable range 550 2500 mA
TA= 0°C to 125°C, CE1=CE2=0 or 450 490 540
VWARM < VTS < VCOOL
KISET Programmable fast charge current factor AΩ
TA= 0°C to 125°C, CE1 = 1, CE2 = 0 or VCOLD < VTS < VCOOL 225 245 270
VBATSHRT Battery short threshold VBAT Rising 2.9 3.0 3.1 V
VBATSHRThys Battery short threshold hysteresis VBAT Falling 100 mV
IBATSHRT Battery short current VBAT < VBATSHRT 50.0 mA
Deglitch time for battery short to fastcharge
tDGL(BATSHRT) 32 ms
transition
ICHARGE ≤1 A 7 10 11.5
ITERM Termination charge current %ICHARGE
ICHARGE >1 A 8 10 11
Both rising and falling, 2-mV over- drive,
tDGL(TERM) Deglitch time for charge termination 32 ms
tRISE, tFALL = 100 ns
VRCH Recharge threshold voltage Below VBATREG 120 mV
tDGL(RCH) Deglitch time VBAT falling below VRCH, tFALL=100ns 32 ms
Battery detection current before charge done
IDETECT 2.5 mA
(sink current)
tDETECT Battery detection time 250 ms
INPUT PROTECTION
IINUSB=USB100 90 95 100
IINUSB=USB500 450 475 500
IINUSB=USB150 135 142.5 150
Input current limiting threshold (USB input USB charge mode, VUSB = 5V, Current
IIN_USB mA
only) pulled from PMIDU IINUSB=USB900 800 850 900
IINUSB=USB800 700 750 800
IINUSB=1.5A 1250 1400 1500
4Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
ILI M
ILIM
K
I =
R
INL IM
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
ELECTRICAL CHARACTERISTICS (continued)
Circuit of Figure 1, VSUPPLY = VUSB or VIN (whichever is supplying the IC), VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP,
mm TJ= 0°C–125°C and TJ= 25ºC for typical values (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
Maximum input current limit programmable
IINLIM 1000 2500 mA
range for IN input
KILIM Maximum input current factor for IN input 238 251 264 AΩ
VIN_DPM threshold programmable range for
VIN_DPM_IN 4.2 10 V
IN Input
VDPM threshold 1.18 1.2 1.22 V
USB100, USB150 4.175 4.28 4.36
VIN_DPM_USB VIN_DPM threshold for USB Input V
USB500, USB800, USB900, 1.5A current limit selected 4.35 4.44 4.52
VDRV Internal bias regulator voltage VSUPPLY > 5.45V 5 5.2 5.45 V
IDRV DRV Output current 10 mA
DRV Dropout voltage
VDO_DRV ISUPPLY = 1 A, VSUPPLY = 5 V, IDRV = 10 mA 450 mV
(VSUPPLY – VDRV)
VUVLO Under-voltage lockout threshold voltage VIN or VUSB rising, 150mV Hysteresis 3.6 3.8 4.0 V
Sleep-mode entry threshold, VSUPPLY-
VSLP 2.0 V ≤VBAT ≤VOREG, VIN falling 0 40 100 mV
VBAT
VSLP_EXIT Sleep-mode exit hysteresis 2.0 V ≤VBAT ≤VOREG 40 100 175 mV
Deglitch time for supply rising above Rising voltage, 2-mV over drive, tRISE = 100 ns 30 ms
VSLP+VSLP_EXIT
USB, VUSB Rising 6.3 6.5 6.7
VOVP Input supply OVP threshold voltage V
IN, VIN Rising 10.3 10.5 10.7
VOVP(HYS) VOVP hysteresis Supply falling from VOVP 100 mV
1.025 × 1.05 × 1.075 ×
VBOVP Battery OVP threshold voltage VBAT threshold over VOREG to turn off charger during charge V
VBATREG VBATREG VBATREG
VBATUVLO Battery UVLO threshold voltage 2.5 V
ILIMIT Cycle by Cycle current limit 4.1 4.9 5.6 A
TSHUTDWN Thermal shutdown 10C Hysteresis 165 C
TREG Thermal regulation threshold 120 C
Safety Timer 324 360 396 min
IUSB_, CE_, PG, CHG
VIH Input high threshold 1.3 V
VIL Input low threshold 0.4 V
IIH High-level leakage current V CHG = V PG = 5V 1 µA
VOL Low-level output saturation voltage IO= 10 mA, sink current 0.4 V
PWM CONVERTER
IIN_LIMIT = 500 mA, Measured from VUSB to PMIDU 95 175
Internal top reverse blocking MOSFET on- mΩ
resistance IIN_LIMIT = 500 mA, Measured from VIN to PMIDI 45 80
Measured from PMIDU to SW 100 175
Internal top N-channel Switching MOSFET mΩ
on-resistance Measured from PMIDI to SW 65 110
Internal bottom N-channel MOSFET on- Measured from SW to PGND 65 115
resistance
fOSC Oscillator frequency 1.35 1.50 1.65 MHz
DMAX Maximum duty cycle 95%
DMIN Minimum duty cycle 0
BATTERY-PACK NTC MONITOR (bq24166, bq24167)
VHOT High temperature threshold VTS falling 29.7 30 30.5 %VDRV
VHYS(HOT) Hysteresis on high threshold VTS rising 1
VWARM Warm temperature threshold VTS falling, bq24167 only 37.9 38.3 39.6 %VDRV
VHYS(WARM) Hysteresis on high threshold VTS rising, bq24167 only 1
VCOOL Cool temperature threshold VTS rising, bq24167 only 56.0 56.5 56.9 %VDRV
VHYS(COOL) Hysteresis on low threshold VTS falling, bq24167 only 1
VCOLD Low temperature threshold VTS rising 59.5 60 60.4 %VDRV
VHYS(COLD) Hysteresis on low threshold VTS falling 1
TSOFF TS Disable threshold VTS rising, 2%VDRV Hysteresis 70 73 %VDRV
tDGL(TS) Deglitch time on TS change 50 ms
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: bq24165 bq24166 bq24167
USB
SW
BOOT
DRV
SYS
BAT
VMINSYS
BGATE
CHG
+
+
+
+
+
+
++
+
+
+
+
+
+
+
+
IUSB1
VDRV
TS
TS COLD
TS HOT
TS WARM
TS COOL
1C/0.5C
DISABLE
V Comparator
SYSREG
PMIDU
DC-DC CONVERTER
PWM LOGIC,
COMPENSATION
AND
BATTERY FET CONTROL
4.2V/4.06V
5.2-V Reference
VBATSHRT
VBATOVP
V Comparator
BATSC
VBAT
VBAT
VBAT
VUSB
VUSB
VIN
VIN
VUSBOVP
V +
BAT VSLP
V +
BAT VSLP
VINOVP
Termination Comparator
CHARGE
CONTROLLER
with Timer
PMIDI
IN
+
VSUPPLY
SUPPLY_SEL
V – 0.12V
BATREG
Recharge Comparator
VBAT
VSYS
Enable Linear
Charge
PGND
Q4
Q3
Q2
Q1
IN IINLIM
CbC Current
Limit
PG
References
Enable
IBATSHRT
Supplement Comparator
VBSUP
VSYS
Hi-Z Mode
Sleep Comparators
bq24167
VBAT
Good Battery
Circuit
5A
IN VINDPM
USB IUSBLIM
USB VINDPM
VSYS(REG)
IBAT(REG)
VBAT(REG)
DIE Temp
Regulation
IBAT
VBATGD
Start Recharge
Cycle
DISABLE
OVP Comparators
V Comparator
BOVP
CE
ISET
bq24166/7
IUSB2
IUSB3
bq24166/7
CE1
CE2
VDPM
ILIM
10% of ICHARGE
USB
Input
Current
Limit
Decode
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
BLOCK DIAGRAM
6Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
USB1
ISET
ILIM
SYS
PGND
DRV
VDPM
SYS
USB3
USB2
SW
PGND
PG
CHG
CE2
BGATE
BAT
BAT BOOT
PMIDI
IN
USB
PMIDU
CE1
Exposed
Thermal
Pad 15
14
13
bq24165
RGE Package
(Top View)
24
23
22
21
20
19
1
2
3
4
5
7
8
9
10
11
12
18
17
16
6
USB1
ISET
ILIM
SYS
PGND
DRV
VDPM
SYS
USB3
USB2
SW
PGND
PG
CHG
TS
BGATE
BAT
BAT BOOT
PMIDI
IN
USB
PMIDU
CE
Exposed
Thermal
Pad 15
14
13
bq24166/7
RGE Package
(Top View)
24
23
22
21
20
19
1
2
3
4
5
7
8
9
10
11
12
18
17
16
6
USBUSBUSBIN
PMIDUPMIDUPMIDUPMIDI
SWSWSWSW
PGNDPGNDPGND
SW
IUSB1
PGND
BOOT
IN
PMIDI
PGND
VDPM IUSB2
1 2 3 4 5
A
B
C
D
E
IN
SW
IUSB3
PMIDI
PGND
6
BGATE DRVSYSSYS PG
FSYS
IN
SW
ILIM
PMIDI
PGND
SYS
CE2 ISETBATBAT CHG
BATBAT
G
7
bq24165
YFF Package
(Top View)
Pin Configurations are Subject to Change
CE1
USBUSBUSBIN
PMIDUPMIDUPMIDUPMIDI
SWSWSWSW
PGNDPGNDPGND
SW
IUSB1
PGND
BOOT
IN
PMIDI
PGND
VDPM IUSB2
IN
SW
IUSB3
PMIDI
PGND
BGATE DRVSYSSYSSYS
IN
SW
ILIM
PMIDI
PGND
SYS
TS ISETBATBATBATBAT
1 2 3 4 5
A
B
C
D
E
6
PG
F
CHG
G
7
bq24166/7
YFF Package
(Top View)
Pin Configurations are Subject to Change
CE1
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
PIN CONFIGURATION
49-Ball 2.8mm x 2.8mm WCSP
24-Pin 4mm x 4mm QFN
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
PIN FUNCTIONS
PIN NUMBER
PIN bq24165 bq24166/7 I/O DESCRIPTION
NAME YFF RGE YFF RGE
Input power supply. IN is connected to the external DC supply (AC adapter or
IN A1–A4 21 A1–A4 21 I alternate power source). Bypass IN to PGND with at least a 1μF ceramic
capacitor.
USB Input Power Supply. USB is connected to the external DC supply (AC
USB A5–A7 22 A5–A7 22 I adapter or USB port). Bypass USB to PGND with at least a 1μF ceramic
capacitor.
Reverse Blocking MOSFET and High Side MOSFET Connection Point for
High Power Input. Bypass PMIDI to GND with at least a 4.7μF ceramic
PMIDI B1–B4 20 B1–B4 20 O capacitor. Use caution when connecting an external load to PMIDI. The
PMIDI output is not current limited. Any short on PMIDI will result in damage
to the IC.
Reverse Blocking MOSFET and High Side MOSFET Connection Point for
USB Input. Bypass PMIDU to GND with at least a 4.7μF ceramic capacitor.
PMIDU B5–B7 23 B5–B7 23 O Use caution when connecting an external load to PMIDU. The PMIDU output
is not current limited. Any short on PMIDU will result in damage to the IC.
SW C1–C7 18 C1–C7 18 O Inductor Connection. Connect to the switched side of the external inductor.
Ground terminal. Connect to the thermal pad (for QFN only) and the ground
PGND D1–D7 16, 17 D1–D7 16, 17 – plane of the circuit.
IN Input Current Limit Programming Input. Connect a resistor from ILIM to
ILIM E1 15 E1 15 I GND to program the input current limit for IN. The current limit is
programmable from 1A to 2.5A. ILIM has no effect on the USB input.
Input DPM Programming Input. Connect a resistor divider from IN to GND
with VDPM connected to the center tap to program the Input Voltage based
VDPM E3 1 E3 1 I Dynamic Power Management (VIN-DPM) threshold. The input current is
reduced to maintain the supply voltage at VIN-DPM. See the Input Voltage
based Dynamic Power Management section for a detailed explanation.
Charge Enable Input. CE is used to disable or enable the charge process. A
low logic level (0) enables charging and a high logic level (1) disables
charging. When charging is disabled, the SYS output remains in regulation,
CE – – E4 24 I but BAT is disconnected from SYS. Supplement mode is still available if the
system load demands cannot be met by the supply. BGATE is high
impedance when CE is high.
IUSB1 E5 4 E5 4 I USB Input Current Limit Programming Inputs. USB1, USB2 and USB3
program the input current limit for the USB input. USB2.0 and USB3.0 current
IUSB2 E6 3 E6 3 I limits are available for easy implementation of these standards. Table 1
shows the settings for these inputs. USB1, USB2 and USB3 have no effect on
IUSB3 E2 2 E2 2 I the IN input.
CE1 E4 24 – – I JEITA Compliance Inputs. CE1 and CE2are used to change battery regulation
and charge current regulation to comply with the JEITA charging standard.
The charge voltage can be reduced by 140mV or the charge current may be
CE2 G5 9 – – I reduced to half the programmed value. See Table 2 for programming details.
High Side MOSFET Gate Driver Supply. Connect a 0.01μF ceramic capacitor
BOOT E7 19 E7 19 I (voltage rating > 10V) from BOOT to SW to supply the gate drive for the high
side MOSFETs.
System Voltage Sense and Charger FET Connection. Connect SYS to the
SYS F1–F4 13, 14 F1–F4 13, 14 I system output at the output bulk capacitors. Bypass SYS locally with at least
10μF. 47μF bypass capacitance is recommended for best transient response.
External Discharge MOSFET Gate Connection. BGATE drives an external P-
Channel MOSFET to provide a very low resistance discharge path. Connect
BGATE F5 10 F5 10 O BGATE to the gate of the external MOSFET. BGATE is low during high
impedance mode and when no input is connected. BGATE is optional. If
unused, leave BGATE unconnected.
Power Good Open Drain Output. PG is pulled low when a valid supply is
connected to either USB or IN. A valid supply is between VBAT+VSLP and
PG F6 7 F6 7 O VOVP. If not supply is connected or the supply is out of this range, PG is high
impedance.
8Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
PIN FUNCTIONS (continued)
PIN NUMBER
PIN bq24165 bq24166/7 I/O DESCRIPTION
NAME YFF RGE YFF RGE
Gate Drive Supply. DRV is the bias supply for the gate drive of the internal
MOSFETs. bypass DRV to PGND with a 1μF ceramic capacitor. DRV may be
DRV F7 6 F7 6 O used to drive external loads up to 10mA. DRV is active whenever the input is
connected and VSUPPLY > VUVLO and VSUPPLY > (VBAT + VSLP)
Battery Connection. Connect to the positive terminal of the battery.
BAT G1–G4 11, 12 G1–G4 11, 12 I/O Additionally, bypass BAT to GND with at least a 1μF capacitor.
Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider
from DRV to GND. The NTC is connected from TS to GND. The TS function
in the bq24166 provides 2 thresholds for Hot/ Cold shutoff, while the bq24167
TS – – G5 9 I has 2 additional thresholds for JEITA compliance. See the NTC Monitor
section for more details on operation and selecting the resistor values.
Connect TS to DRV to disable the TS function.
Charge Status Open Drain Output. CHG is pulled low when a charge cycle
starts and remains low while charging. CHG is high impedance when the
CHG G6 8 G6 8 O charging terminates and when no supply exists. CHG does not indicate
recharge cycles.
Charge Current Programming Input. Connect a resistor from ISET to GND to
ISET G7 5 G7 5 I program the fast charge current. The charge current is programmable from
550mA to 2.5A.
There is an internal electrical connection between the exposed thermal pad
and the PGND pin of the device. The thermal pad must be connected to the
Thermal – Pad – Pad – same potential as the PGND pin on the printed circuit board. Do not use the
Pad thermal pad as the primary ground input for the device. PGND pin must be
connected to ground at all times.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: bq24165 bq24166 bq24167
SW
SYS
BAT
BGATE
DRV
PGND
PMIDU
USB
IUSB1
BOOT
1mF4.7mF
PMIDI
IN
System
Load
PG
1mF4.7mF
10mF
1mF
VBUS
D+
D-
GND
ADAPTER
IUSB2
HOST
0.01mF
CHG
ILIM
VDPM
ISET
IUSB3
TEMP
PACK+
PACK-
GPIO
GPIO
GPIO
bq24166
bq24167
TS
VDRV
CE GPIO
SW
SYS
BAT
BGATE
DRV
PGND
PMIDU
USB
IUSB1
CE2
BOOT
1mF
4.7mF
PMIDI
IN
System
Load
GSM
PA
PG
1mF4.7mF
10mF
1mF
VBUS
D +
D-
GND
ADAPTER
IUSB2
HOST
GPIO
0.01mF
CHG
ILIM
VDPM
ISET
IUSB3
CE1
TEMP
PACK+
PACK-
GPIO
GPIO
GPIO
GPIO
NTC
MONITOR
bq24165
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
TYPICAL APPLICATION CIRCUIT
Figure 1. bq24165, Shown with External Discharge FET, PA Connected to System for GSM Call Support
with a Deeply Discharged or No Battery
Figure 2. bq24166 and bq24167, Shown with no External Discharge FET, External NTC Monitor
10 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
TYPICAL CHARACTERISTICS
USB Plug-In with Battery Connected IN Plug-in with Battery Connected
Conditions: USB500, 925mA Charge Setting Conditions: 1500mA ILIM, 1300mA Charge Setting
Figure 3. Figure 4.
Adapter Detection USB Battery Insert During Battery Detection
Conditions: Termination Enabled
Figure 5. Figure 6.
Battery Pull During Charging Load Transient into DPPM
Conditions: MINSYS Operation, USB1500, 200mA-1400mA Load Step
Conditions: Termination Enabled on SYS
Figure 7. Figure 8.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: bq24165 bq24166 bq24167
3.4
3.45
3.5
3.55
3.6
3.65
3.7
3.75
3.8
3.85
3.9
−50 0 50 100 150
Temperature (°C)
SYSREG and MINSYS Regulation (V)
SYSREG Regulation
MINSYS Regulation
G003
4.19
4.192
4.194
4.196
4.198
4.2
4.202
4.204
4.206
4.208
4.21
0 25 50 75 100 125
Temperature (°C)
Battery Regulation (V)
G004
0
10
20
30
40
50
60
70
80
90
100
0.1 1 3
System Current (A)
Efficiency (%)
VIN = 5 V
VIN = 7 V
VIN = 9 V
G001
0
10
20
30
40
50
60
70
80
90
100
0.1 1 2
System Current (A)
Efficiency (%)
VUSB = 5 V
VUSB = 6 V
G002
4 ms/div
VCHG
VSW
VUSB
IBAT 500 mA/div
5 V/div
5 V/div
5 V/div
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
TYPICAL CHARACTERISTICS (continued) OVP Fault
Load Transient into Supplement Mode USB Input
Conditions: MINSYS Operation, USB500, 200mA - 1400mA Load
Step on SYS Figure 9. Figure 10.
IN Efficiency USB Efficiency
Conditions: Charge Disabled, SYS loaded, VBATREG = 3.6V, IN2500 Conditions: Charge Disabled, SYS loaded, VBATREG = 3.6V, USB1500
ILIM ILIM
Figure 11. Figure 12.
SYSREG and MINSYS Regulation vs. Temperature Battery Regulation vs Temperature
Conditions: VBAT = 3V Conditions: VBATREG = 4.2V, No load, Termination Disabled
Figure 13. Figure 14.
12 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
0.05
0.051
0.052
0.053
0.054
0.055
0 0.5 1 1.5 2 2.5 3
Battery Voltage (V)
IBATSHRT (A)
G009
10
10.1
10.2
10.3
10.4
10.5
10.6
10.7
−50 0 50 100 150
Temperature (°C)
10.5 V OVP Threshold (V)
Falling Edge
Rising Edge
G007
2
2.01
2.02
2.03
2.04
2.05
2.06
2.07
2.08
2.09
2.1
2 2.5 3 3.5 4 4.5
Battery Voltage (V)
Charge Current (A)
G008
0
100
200
300
400
500
600
700
−50 0 50 100 150
Temperature (°C)
USB Input Current Limit (mA)
USB100 Current Limit
USB500 Current Limit
G005
6
6.1
6.2
6.3
6.4
6.5
6.6
6.7
−50 0 50 100 150
Temperature (°C)
6.5 V OVP Threshold (V)
Falling Edge
Rising Edge
G006
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
TYPICAL CHARACTERISTICS (continued)
USB Input Current Limit vs. Temperature 6.5V OVP Threshold vs. Temperature
Conditions: USB100 and USB500 current limit, VUSB = 5V, VBAT = Conditions: USB input and IN input (bq24168)
3.6V Figure 15. Figure 16.
10.5V OVP Threshold vs. Temperature Charge Current vs. Battery Voltage
Conditions: ICHARGE = 2A, VIN = 5V, VBATREG = 4.44V
Figure 17. Figure 18.
IBATSHRT vs. Battery Voltage
Figure 19.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: bq24165 bq24166 bq24167
Termination
Regulation
Current
Regulation
voltage
Precharge
Phase
Current Regulation
Phase
Voltage Regulation
Phase
Charge Current
Battery
Voltage
VSYS
(3.6V)
System Voltage
Linear Charge
to Maintain
Minimum
System
Voltage
VBATSHORT
IBATSHORT
50mA Linear Charge
to Close Pack
Protector
Battery FET is ON
Battery
FET
is OFF
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
DETAILED DESCRIPTION
CHARGE MODE OPERATION
Charge Profile
Charging is done through the internal battery MOSFET. When the battery voltage is above 3.5V, the system
output (SYS) is connected to the battery to maximize the charging efficiency. There are 6 loops that influence the
charge current; constant current loop (CC), constant voltage loop (CV), input current loop, thermal regulation
loop, minimum system voltage loop (MINSYS) and input voltage dynamic power management loop (VINDPM).
During the charging process, all six loops are enabled and the dominate one takes control. The bq24165/6/7
supports a precision Li-Ion or Li-Polymer charging system for single-cell applications. The minimum system
output feature regulates the system voltage to a minimum of VSYS(REG), so that startup is enabled even for a
missing or deeply discharged battery. Figure 20 shows a typical charge profile including the minimum system
output voltage feature.
Figure 20. Typical Charging Profile of bq24165/6/7
PWM CONTROLLER IN CHARGE MODE
The bq24165/6/7 provides an integrated, fixed 1.5 MHz frequency voltage-mode converter to power the system
and supply the charge current. The voltage loop is internally compensated and provides enough phase margin
for stable operation, allowing the use of small ceramic capacitors with very low ESR.
The bq24165/6/7 input scheme prevents battery discharge when the supply voltages is lower than VBAT and
also isolates the two inputs from each other. The high-side N-MOSFET (Q1/Q2) switches to control the power
delivered to the output. The DRV LDO supplies the gate drive for the internal MOSFETs. The high side FETs are
supplied through a boot strap circuit with external boot-strap capacitor is used to boost up the gate drive voltage
for Q1/Q2.
Both inputs are protected by a cycle-by-cycle current limit that is sensed through the internal MOSFETs for Q1
and Q2. The threshold for the current limit is set to a nominal 5-A peak current. The inputs also utilize an input
current limit that limits the current from the power source.
14 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
IS ET
ISE T
CHARGE
K
R =
I
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
BATTERY CHARGING PROCESS
Assuming a valid input source has already been attached to IN or USB, as soon as a deeply discharged or
shorted battery is attached to the BAT pin, the bq24165/6/7 applies a 50mA current to bring the battery voltage
up to acceptable charging levels. During this pre-charge time, the battery FET is linearly regulated to maintain
the system output regulation at VSYS(REG). Once the battery rises above VBATSHRT, the charge current increases to
the fastcharge current setting. The SYS voltage is regulated to VSYS(REG) while the battery is linearly charged
through the battery FET. Under normal conditions, the time spent in this region is a very short percentage of the
total charging time, so if the charge current is reduced, the reduced charge rate does not have a major negative
effect on total charge time. If the current limit for the SYS output is reached (limited by the input current limit, or
VIN-DPM), the charge current is reduced to provide the system with all the current that is needed. If the charge
current is reduced to 0mA, pulling further current from SYS causes the output to fall to the battery voltage and
enter supplement mode (see the Dynamic Power Path Management section for more details).
Once the battery is charged enough to where the system voltage begins to rise above VSYSREG (depends on the
charge current setting), the battery FET is turned on fully and the battery is charged with the charge current
programmed using the ISET input, ICHARGE. The slew rate for fast charge current is controlled to minimize the
current and voltage over-shoot during transient. The charge current is programmed by connecting a resistor from
ISET to GND. The value for RISET is calculated using Equation 1:
(1)
Where ICHARGE is the programmed fast charge current and KISET is the programming factor found in the Electrical
Characteristics table.
The charger's constant current (CC) loop regulates the charge current to ICHARGE until the battery reaches close
to the regulation voltage. Once the battery voltage is close to the regulation voltage, VBATREG, the charge current
step downs sharply as the constant voltage (CV) loop takes over, the internal battery FET turns on full, tying SYS
to BAT and the charger tapers down the charge current as shown in Figure 1. The voltage regulation feedback
occurs by monitoring the battery-pack voltage between the BAT and PGND pins.
The bq24165/6/7 monitors the charging current during the voltage regulation phase. If the battery voltage is
above the recharge threshold and the charge current has naturally tapered down to and remains below
termination threshold, ITERM, without disturbance from events like supplement mode for 32ms, the bq24165/6/7
terminates charge and turns off the battery charging FET. If VSYS > VMINSYS and the charge current has been
reduced due to VINDPM,the input current loop or thermal protection circuits or USB100mode, the charger disables
termination. The system output is regulated to the VBAT(REG) voltage and supports the full current available from
the input. Battery supplement mode (see the Dynamic Power Path Management section for more details) is still
available for SYS load transients. Supplement mode events occurring repeatedly within the 32ms deglitch
window will prevent termination and can cause the charger to exit termination.
Charging resumes when one of the following conditions is detected:
1. The battery voltage falls below the VBAT(REG)-VRCH threshold
2. VSUPPLY Power-on reset (POR)
3. CE1 CE2 toggle or CE toggle
4. Toggle Hi-Impedance mode (using IUSB_)
A new charge cycle is initiated only in the event of VSUPPLY POR or the battery being removed and replaced. If
the battery voltage, VBAT, is ever greater than VBATREG (for example, when an almost fully charged battery enters
the JEITA WARM state per the TS pin or CE1 and CE2 are configured to reduce VBATREG) but less than VBOVP,
the reverse boost protection circuitry may activate as explained later in this datasheet. If the battery is ever
above VBOVP, the buck converter turns off and the internal battery FET is turned on. This prevents further
overcharging the battery and allows the battery to discharge to safe operating levels.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
BATTERY DETECTION
When termination conditions are met, a battery detection cycle is started. During battery detection, IDETECT is
pulled from VBAT for tDETECT to verify there is a battery. If the battery voltage remains above VDETECT for the full
duration of tDETECT, a battery is determined to present and the IC enters “Charge Done”. If VBAT falls below
VDETECT, battery detection continues. The next cycle of battery detection, the bq2416x turns on IBATSHORT for
tDETECT. If VBAT rises to VDETECT, the current source is turned offand after tDETECT, the battery detection continues
through another current sink cycle. Battery detection continues until charge is disabled or a battery is detected.
Once a battery is detected, the fault status clears and a new charge cycle begins. Figures 6 and 7 show the
oscillation on VBAT prior to battery insertion and after battery removal. Battery detection is disabled when
termination is disabled.
DYNAMIC POWER PATH MANAGEMENT
The bq24165/6/7 features a SYS output that powers the external system load connected to the battery. This
output is active whenever a source is connected to IN, USB or BAT. The following sections discuss the behavior
of SYS with a source connected to the supply (IN or USB) or a battery source only.
INPUT SOURCE CONNECTED
When a source is connected to IN or USB, and the bq24165/6/7 is enabled, the buck converter starts up. If
charging is enabled using CE1 and CE2(bq24165) or CE (bq24166/7), the charge cycle is initiated. When VBAT >
3.5V, the internal battery FET is turned on and the SYS output is connected to VBAT. If the SYS voltage falls to
VSYS(REG), it is regulated to that point to maintain the system output even with a deeply discharged or absent
battery. In this mode, the SYS output voltage is regulated by the buck converter and the battery FET is linearly
regulated to regulate the charge current into the battery. The current from the supply is shared between charging
the battery and powering the system load at SYS. The dynamic power path management (DPPM) circuitry of the
bq24165/6/7 monitors the SYS voltage continuously. If VSYS falls to VMINSYS, the DPPM circuit adjusts charge
current to maintain the load on SYS while preventing the system voltage from crashing. If the charge current is
reduced to zero and the load increases further, the bq24165/6/7 enters battery supplement mode. During
supplement mode, the battery FET is turned on and the battery supplements the system load. When the charge
current is reduced by the DPPM regulation loop, the safety timer runs at half speed, so that it is twice a long.
This prevents false safety timer faults. See the Safety Timer section for more details.
16 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
ILIM
ILIM
IN_LIM
K
R = I
0 mA
0 mA
VSYS(REG)
VOUT
IBAT
IIN
IOUT
VMINSYS
~3.1 V
Supplement
Mode
800 mA
1800 mA
2000 mA
–200 mA
1 A
1500 mA
~850 mA
0 mA
DPPM Loop Active
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
Figure 21. Example DPPM Response (VSupply =5V,VBAT = 3.1V, 1.5A Input current limit)
If the VBAT(REG) threshold is ever less than the battery voltage, the battery FET is turned off and the SYS output is
regulated to VSYSREG(FETOFF). If the battery is ever 5% above the regulation threshold, the battery OVP circuit
shuts the PWM converter off and the battery FET is turned on to discharge the battery to safe operating levels.
The input current limit for the USB input is set by the IUSB1, IUSB2, and IUSB3 inputs. The bq24165/6/7
incorporates all of the necessary input current limits to support USB2.0 and USB3.0 standards as well as 1.5A to
support wall adapters. Driving IUSB1, IUSB2, and IUSB3 all high places the bq24165/6/7 in High Impedance
mode where the buck converter is shutdown regardless if an input is connected to USB or IN. Table 1 shows the
configuration for IUSB1 – IUSB3. When USB100 mode is selected, termination is disabled.
Table 1. USB1, USB2 and USB3 Input Table
IUSB3 IUSB2 IUSB1 Input Current Limit VINDPM Threshold
0 0 0 100 mA 4.28 V
0 0 1 500 mA 4.44 V
0 1 0 1.5 A 4.44 V
0 1 1 High Impedance Mode None
1 0 0 150 mA 4.28 V
1 0 1 900 mA 4.44 V
1 1 0 800 mA 4.44 V
1 1 1 High Impedance Mode None
The input current limit for IN is programmable using the ILIM input. Connect a resistor from ILIM to GND to set
the maximum input current limit. The programmable range for the IN input current limit is 1000mA to 2.5A. RILIM
is calculated using Equation 2:
(2)
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
Where IIN_LIM is the programmed input current limit and KILIM is the programming factor found in the Electrical
Characteristics table.
The bq24165/6/7 manages the dual input supply paths as well. The IN input has precedence when valid supplies
are connected to both inputs. The two inputs are always isolated from one another. The bq24165/6/7 always
seeks to charge from a valid source. For example, if a valid source is connected to USB and a source is
connected to IN that is greater than the OVP threshold, the USB source is used to charge the battery. In this
case, both the USB source and the battery would be isolated from the OVP source connected to the IN input.
BATTERY ONLY CONNECTED
When the battery is connected with no input source, the internal battery FET is turned on similar to supplement
mode. In this mode, the current is not regulated; however, there is a short circuit current limit. If the short circuit
limit is reached, the battery FET is turned off for the deglitch time. After the deglitch time, the battery FET is
turned on in order to determine if the short has been removed. If not, the FET turns off and the process repeats
until the short is removed.
EXTERNAL BATTERY DISCHARGE FET (BGATE)
The bq24165/6/7 contains a MOSFET driver to drive an external P-Channel MOSFET between the battery and
the system output. This external FET provides a low impedance path to supply the system from the battery.
Connect BGATE to the gate of the external discharge MOSFET. BGATE is on under the following conditions:
1. No valid input supply connected.
2. IUSB1=IUSB2=IUSB3=high (High Impedance Mode)
This FET is optional and runs in parallel with the internal charge FET during discharge. Note that this FET is not
protected by the short circuit current limit.
SAFETY TIMER
At the beginning of charging process, the bq24165/6/7 starts the 6 hour safety timer. This timer is active during
the entire charging process. If charging has not terminated before the safety timer expires, the charge cycle is
terminated and the battery FET is turned off. To clear the safety timer fault, charging must be resumed by using
CE1 and CE2 (bq24165) or CE(bq24166/7) or High Impedance mode or a new charge cycle started by VSUPPLY
POR or battery remove and replace.
During the fast charge (CC) phase, several events increase the timer duration by 2X.
1. The system load current reduces the available charging current.
2. The input current needed for the fast charge current is limited by the input current loop.
3. The input current is reduced because the VINDPM loop is preventing the supply from crashing.
4. The device has entered thermal regulation because the IC junction temperature has exceeded TJ(REG).
5. The CEx bits are reducing ICHARGE or VBAT.
6. The battery voltage is less than VBATSHORT.
7. The battery has entered the JEITA WARM or COLD state via the TS pin (bq24166/6) or CE1/CE2
(bq24165)configuration.
During these events, the timer is slowed by half to extend the timer and prevent any false timer faults. Starting a
new charge cycle by VSUPPLY POR or removing/replacing the battery or resuming a charge by toggling the
CE1/CE2(bq24165) or CE(bq24166/7) pins, resets the safety timer. Additionally, thermal shutdown events cause
the safety timer to reset.
18 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
Maximum Charge Current: 1 C
Maximum Charge Voltage: 4.25 V
(4.2 V Typical)
0.5 C
4.15 V Maximum
T1
(0°C)
T2
(10°C)
T3
(45°C)
T4
(50°C)
T5
(60°C)
4.10 V Maximum
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
LDO OUTPUT (DRV)
The bq24165/6/7 contains a linear regulator (DRV) that is used to supply the internal MOSFET drivers and other
circuitry. Additionally, DRV supplies up to 10mA external loads to power the STAT LED or the USB transceiver
circuitry. The maximum value of the DRV output is 5.45V so it is ideal to protect voltage sensitive USB circuits.
The LDO is on whenever a supply is connected to the IN or USB inputs of the bq24165/166. The DRV is
disabled under the following conditions:
1. VSUPPLY < UVLO
2. VSUPPLY - VBAT< VSLP
3. Thermal Shutdown
CHARGE PARAMETER SELECTOR INPUTS (CE1, CE2, bq24165)
The CE1 and CE2 inputs allow the user to easily implement the JEITA standard for systems where the battery
pack temperature is monitored by the host. JEITA requires that several temperatures be monitored and the
maximum charge voltage or charge current be modified based on the battery voltage. A graphical representation
of the JEITA specification is shown in Figure 22.
Figure 22. Charge Current During TS Conditions in Default Mode
In many systems, the battery temperature is monitored by the host and the information is used for several
different operations. For these systems, the bq24165 method is ideal because it does not require the NTC in the
battery to be shared amongst several different ICs. Instead, the CE1 and CE2 pins are driven by host GPIOs to
reduce the charging current or charge voltage as required. This allows the host to decide which temperatures to
change the charging profile and gives the ultimate flexibility to the user. Additionally, CE1 and CE2 are used to
disable charging while not interfering with the main buck converter operation. The configuration table for CE1 and
CE2 is shown in Table 2.
Table 2. CE1, CE2 Input Table
CE1 CE2 FUNCTION
0 0 Normal Charging
0 1 Charge current reduced by half
1 0 VBAT(REG) reduced to 4.06 V
1 1 Charging Suspended
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: bq24165 bq24166 bq24167
RLO 0.383 RHI
RW ARM =
RLO RLO 0.383 RHI 0.383
´ ´
- ´ - ´
RLO 0.564 RHI
RCOOL =
RLO RLO 0.564 RHI 0.564
´ ´
- ´ - ´
DRV
COL D
V1
V
RHI = 1 1
+
RLO RCOLD
-
DRV
COLD HOT
DRV DRV
HOT COLD
1 1
V RCOLD RHOT
V V
RLO =
V V
RHOT 1 RCOLD 1
V V
é ù
´ ´ ´ -
ê ú
ë û
é ù é ù
´ - - ´ -
ê ú ê ú
ë û ë û
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
EXTERNAL NTC MONITORING (TS, bq24166/7)
The bq24166 and bq24167 provide a flexible, voltage based TS input for monitoring the battery pack NTC
thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging.
For the bq24166, two temperature thresholds are monitored; the cold battery threshold (TNTC < 0°C) and the hot
battery threshold (TNTC > 60°C). These temperatures correspond to the VCOLD and VHOT thresholds. Charging is
suspended and timers are suspended when VTS < VHOT or VTS > VCOLD.
To satisfy the JEITA requirements, the bq24167 monitors four temperature thresholds; the cold battery threshold
(TNTC < 0°C), the cool battery threshold (0°C < TNTC < 10°C), the warm battery threshold (45°C < TNTC < 60°C)
and the hot battery threshold (TNTC > 60°C). These temperatures correspond to the VCOLD, VCOOL, VWARM, and
VHOT thresholds. As with the bq24166, charging is suspended and timers are suspended when VTS < VHOT or VTS
> VCOLD. When VHOT < VTS < VWARM, the battery regulation voltage is reduced by 140mV from the programmed
regulation threshold. When VCOOL < VTS < VCOLD, the charging current is reduced to half of the programmed
charge current.
The TS function is voltage based for maximum flexibility. Connect a resistor divider from DRV to GND with TS
connected to the center tap to set the threshold. The connections are shown in Figure 24. The resistor values are
calculated using the following equations:
(3)
(4)
Where:
VCOLD = 0.60 × VDRV
VHOT = 0.30 × VDRV
Where RHOT is the NTC resistance at the hot temperature and RCOLD is the NTC resistance at cold
temperature.
For the bq24167, the WARM and COOL thresholds are not independently programmable. The COOL and
WARM NTC resistances for a selected resistor divider are calculated using the following equations:
(5)
(6)
20 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
DISABLE
VDRV
TEMP
PACK +
PACK -
+
+
VDRV
TS COLD
TS HOT
TS
bq24166
RHI
RLO
DISABLE
VDRV
TEMP
PACK +
PACK -
+
+
+
+
VDRV
TS COLD
TS HOT
TS WARM
TS COOL
VBAT(REG)
–140 mV
bq24167
RHI
RLO
1xCharge/
0.5xCharge
TS
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
Figure 23. TS Circuits
THERMAL REGULATION AND PROTECTION
During the charging process, to prevent the IC from overheating, bq24165/6/7 monitors the junction temperature,
TJ, of the die and begins to taper down the charge current once TJreaches the thermal regulation threshold, TCF.
The charge current is reduced to zero when the junction temperature increases about 10°C above TCF. Once the
charge current is reduced, the system current is reduced while the battery supplements the load to supply the
system. This may cause a thermal shutdown of the bq24165/6/7 if the die temperature rises too high. At any
state, if TJexceeds TSHTDWN, bq24165/6/7 suspends charging and disables the buck converter. During thermal
shutdown mode, PWM is turned off, and the timer is reset. The charging cycle resets when TJfalls below
TSHTDWN by approximately 10°C.
INPUT VOLTAGE PROTECTION IN CHARGE MODE
Sleep Mode
The bq24165/6/7 enters the low-power sleep mode if the voltage on VSUPPLY falls below sleep-mode entry
threshold, VBAT+VSLP, and VSUPPLY is higher than the undervoltage lockout threshold, VUVLO. This feature
prevents draining the battery during the absence of VSUPPLY. When VSUPPLY < VBAT+VSLP, the bq24165/6/7 turns
off the PWM converter, and turns the battery FET and BGATE on. Once VSUPPLY > VBAT+ VSLP, the device
initiates a new charge cycle.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: bq24165 bq24166 bq24167
( )
INDPM DPM
DPM
10 kΩ V V
RTOP =
V
´ -
V
5 V Adapter
rated for 750 mA
IN
IIN
VSYS
IBAT
ISYS
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
Input Voltage Based DPM
During normal charging process, if the input power source is not able to support the programmed or default
charging current, the supply voltage decreases. Once the supply drops to VIN_DPM (set by IUSB_ for USB input or
VDPM for IN input), the input current limit is reduced down to prevent the further drop of the supply. This feature
ensures IC compatibility with adapters with different current capabilities without a hardware change. Figure 24
shows the VIN-DPM behavior to a current limited source. In this figure the input source has a 750mA current limit
and the charging is set to 750mA. The SYS load is then increased to 1.2A.
Figure 24. bq2416x VIN-DPM
The VIN-DPM threshold for the IN input is set using a resistor divider with VDPM connected to the center tap.
Select 10kΩfor the bottom resistor. The top resistor is selected using the following equation:
(7)
Where VINDPM is the desired VINDPM threshold and VDPM is the regulation threshold specified in the Electrical
Characteristics table. For the QFN packaged ICs, a small capacitance (10pF-100pF) from the VDPM pin to
ground may be added if the resistor divider from VIN to VDPM is not placed close to the IC pins, thereby causing
significant noise on the VDPM pin.
Bad Source Detection
When a source is connected to IN or USB, the bq2416x runs a Bad Source Detection procedure to determine if
the source is strong enough to provide some current to charge the battery. A current sink is turned on (30mA for
USB input, 75mA for the IN input) for 32ms. After the 32ms, if the input source is above VBADSOURCE plus
hysteresis, where VBADSOURCE is the user set VINDPM threshold, the buck converter starts up and normal
operation continues. If the supply voltage falls below VBADSOURCE less hysteresis during the detection, the current
sink shuts off for two seconds and then retries. The detection circuit retries continuously until either a new source
is connected to the other input or a valid source is detected after the detection time. If during normal operation
the source falls to VBAD_SOURCE, the bq2416x turns off the PWM converter, turns the battery FET on. Once a
good source is detected, the device returns to normal operation.
If two supplies are connected, the IN supply is checked first. If the supply detection fails once, the device
switches to USB for two seconds and then retries IN. This allows the supply to settle if the connection was jittery
or the supply ramp was too slow to pass detection. If the supply fails the detection twice, it is locked out and the
USB supply is used. Once the bad supply is locked out, it remains locked out until the supply voltage falls below
UVLO. This prevents continuously switching between a weak supply and a good supply.
22 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
Input Over-Voltage Protection
The bq24165/6/7 provides over-voltage protection on the input that protects downstream circuitry. The built-in
input over-voltage protection to protect the device and other components against damage from overvoltage on
the input supply (Voltage from VUSB or VIN to PGND). When VSUPPLY > VOVP, the bq24165/6/7 turns off the PWM
converter, suspends the charging cycle and turns the battery FET and BGATE on. Once the OVP fault is
removed, the device returns to the operation it was in prior to the OVP fault.
Reverse Boost (Boost Back) Prevention Circuit
Figure 25. Reverse Boost
A buck converter has two operating states, continuous conduction mode (CCM) and discontinuous conduction
mode (DCM). In DCM, the inductor current ramps down to zero during the switching cycle while in CCM the
inductor maintains a DC level of current. Transitioning from DCM to CCM during load transients, slows down the
converter's transient response for those load steps, which can result in the SYS rail drooping. To achieve the
fastest possible transient reponse for this charger, this charger's synchronous buck converter is forced to run in
CCM even at light loads when the buck converter would typically revert to DCM. The challenge that presents
itself when forcing CCM with a charger is that the output of the buck converter now has a power source. Thus, if
the battery voltage, VBAT, is ever greater than VBATREG, the inductor current goes fully negative and pushes
current back to the input supply. This effect causes the input source voltage to rise if the input source cannot sink
current. The input over-voltage protection circuit protects the IC from damage however some input sources may
be damaged if the voltage rises. To prevent this, this charger has implemented a reverse boost prevention circuit.
When reverse current is sensed that is not a result of the supplement comparator tripping, this circuit disables
the internal battery FET and changes the feedback point to VSYSREG for 1ms. After the 1ms timeout, the BATFET
is turned on again and the battery is tested to see if it is higher than VBATREG (negative current). The reverse
current protection is only active when VBOVP > VBAT > VBATREG - VRCH. Having VBOVP > VBAT > VBATREG - VRCH
and termination disabled (e.g., when CE1 = 1 and CE2 = 0 but VBAT > 4.06V) results in an approximately
100mV, 1000Hz ripple on SYS as seen in Figure 25. With termination enabled and ITERM > 150mA or with a
high line impedance to the battery, the likelihood of activating reverse boost protection circuit is greatly reduced
even if VBAT > VBATREG - VRCH. The IC stops charging and can exit charge done after entering reverse boost
due to a SYS load transient causing a battery supplement event. Charging resumes after VBAT drops below
VBATREG - VRCH. Therefore, large SYS load transients may result in the battery reaching slightly less than full
charge.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
STATUS INDICATORS (CHG, PG)
The bq24165/6/7 contains two open-drain outputs that signal its status. The PG output indicates that a valid input
source is connected to USB or IN. PG is low when VSUPPLY>VUVLO AND (VBAT+VSLP) < VSUPPLY < VOVP. When
there is no supply connected to either input within this range, PG is high impedance. Table 3 illustrates the PG
behavior under different conditions.
During new charge cycles, the CHG output goes low to indicate a new charge cycle is in progress or that charge
has been suspended due to a TS pin fault or the thermal protection circuit. A new charge cycle is initiated by
removing and replacing the battery or toggling the input power. CHG remains low until charge termination unless
the battery is removed, there is a timer fault or the input supply is no longer valid. After termination of the new
charge cycle, CHG remains high impedance until a new charge cycle is initiated. CHG does not go low during
recharge cycles. Table 4 illustrates the CHG behavior under different conditions.
Connect PG and CHG to the DRV output through an LED for visual indication, or connect through a 100kΩ
pullup to the required logic rail for host indication.
Table 3. PG Status Indicator
CHARGE STATE PG BEHAVIOR
VSUPPLY < VUVLO High-Impedance
VSUPPLY < (VBAT+VSLP) High-Impedance
(VBAT+VSLP) < VSUPPLY < VOVP Low
VSUPPLY > VOVP High-Impedance
Table 4. CHG Status Indicator
CHARGE STATE CHG BEHAVIOR
New Charge Cycle in progress Low (first charge cycle)
Charging suspend by TS fault High-Impedance (recharge cycles)
Charging suspended by thermal loop
New Cycle Charge Done
Recharge Cycle after Termination
Timer Fault High-Impedance
No Valid Supply
No Battery Present
24 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
PMIDI
IN
PMIDU USB
SW
SW SYS
SYS BAT
PGND PGND
BOOT
ILIM
ISET
PMIDI
IN
PMIDU
USB
PGND
PGND BOOT
SYS
ILIM
BAT
ISET
VDPM
WCSP Layout QFN Layout
RIP PPLE
PEAK LOAD(MAX)
%
I = I 1 + 2
æ ö
´ç ÷
è ø
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
APPLICATION INFORMATION
OUTPUT INDUCTOR AND CAPACITOR SELECTION GUIDELINES
When selecting an inductor, several attributes must be examined to find the right part for the application. First,
the inductance value should be selected. The bq2416x is designed to work with 1.5µH to 2.2µH inductors. The
chosen value will have an effect on efficiency and package size. Due to the smaller current ripple, some
efficiency gain is reached using the 2.2µH inductor, however, due to the physical size of the inductor, this may
not be a viable option. The 1.5µH inductor provides a good tradeoff between size and efficiency.
Once the inductance has been selected, the peak current must be calculated in order to choose the current
rating of the inductor. Use Equation 8 to calculate the peak current.
(8)
The inductor selected must have a saturation current rating higher than the calculated IPEAK. Due to the high
currents possible with the bq2416x, a thermal analysis must also be done for the inductor. Many inductors have
40°C temperature rise rating. This is the DC current that will cause a 40°C temperature rise above the ambient
temperature in the inductor. For this analysis, the typical load current may be used adjusted for the duty cycle of
the load transients. For example, if the application requires a 1.5A DC load with peaks at 2.5A for 20% of the
time, a Δ40°C temperature rise current must be greater than 1.7A:
ITEMPRISE = ILOAD + D × (IPEAK – ILOAD) = 1.5 A + 0.2 × (2.5 A – 1.5 A) = 1.7 A
The bq2416x provides internal loop compensation. Using this scheme, the bq2416x is stable with 10µF to 200µF
of local capacitance. The capacitance on the SYS rail can be higher if distributed amongst the rail. To reduce the
output voltage ripple, a ceramic capacitor with the capacitance between 10µF and 47µF is recommended for
local bypass to SYS. A 47µF bypass capacitance on SYS is recommended to optimize the transient response.
PCB LAYOUT GUIDELINES
It is important to pay special attention to the PCB layout. Figure 26 provides a sample layout for the high current
paths of the bq2416x.
Figure 26. Recommended bq2416x PCB Layout
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
The following provides some guidelines:
• To obtain optimal performance, the power input capacitors, connected from the PMID input to PGND, must be
placed as close as possible to the bq2416x
• The layout between BAT and the positive connector of the battery should be as short as possible to minimize
resistance and inductance. If the parasitic inductance is expected to be significant, the bypass capacitance on
BAT should be increased.
• Place 4.7µF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current
loop area as small as possible. Place 1µF input capacitor GNDs as close to the respective PMID cap GND
and PGND pins as possible to minimize the ground difference between the input and PMID_.
• The local bypass capacitor from SYS to GND should be connected between the SYS pin and PGND of the
IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the
PGND pin.
• Place ISET and ILIM resistors very close to their respective IC pins.
• Place all decoupling capacitor close to their respective IC pin and as close as to PGND (do not place
components such that routing interrupts power stage currents). All small control signals should be routed
away from the high current paths.
• The PCB should have a ground plane (return) connected directly to the return of all components through vias
(two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components). It is
also recommended to put vias inside the PGND pads for the IC, if possible. A star ground design approach is
typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noise-
coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small
layout and a single ground plane, there is no ground-bounce issue, and having the components segregated
minimizes coupling between signals.
• The high-current charge paths into IN, USB, BAT, SYS and from the SW pins must be sized appropriately for
the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be
connected to the ground plane to return current through the internal low-side FET.
• For high-current applications, the balls for the power paths should be connected to as much copper in the
board as possible. This allows better thermal performance as the board pulls heat away from the IC.
26 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
WCSP PACKAGE
(Top View)
CHIP SCALE PACKAGE
(Top Side Symbol For bq24165)
TIYMLLLLS
bq24165
O - Pin A1 Marker
TI -Texas Instruments Letters
YM - Year Month Date Code
LLLL - Lot Trace Code
S - Assembly Site Code
The bq2416x devices are available in a 49-bump chip scale package (YFF, NanoFree ).
The package dimensions are:
TM
· ±
· ±
D = 2.78mm 0.05mm
E = 2.78mm 0.05mm
CHIP SCALE PACKAGING DIMENSIONS
1
2
3
4
5
A B CD E
6
FG
7
E
D
bq24165
bq24166
bq24167
www.ti.com
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
PACKAGE SUMMARY
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Links: bq24165 bq24166 bq24167
bq24165
bq24166
bq24167
SLUSAP4B –DECEMBER 2011–REVISED MARCH 2013
www.ti.com
REVISION HISTORY
Changes from Original (December 2011) to Revision A Page
• Changed in ELECTRICAL CHARACTERISTICS, in row VIN_DPM_USB, min, typ, max columns, from 4.55 to 4.35, 4.68
to 4.44 and 4.77 to 4.52 (had been changed) ...................................................................................................................... 5
• Changed ILIMIT max from 2.5 A to 5.6 A ................................................................................................................................ 5
• Changed Table 1, last column, all 4.68 V to 4.44 V ........................................................................................................... 17
Changes from Revision A (March 2012) to Revision B Page
• Added Figure 25 ................................................................................................................................................................. 23
28 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: bq24165 bq24166 bq24167
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish MSL Peak Temp
(3)
Op Temp (°C) Top-Side Markings
(4)
Samples
BQ24165RGER ACTIVE VQFN RGE 24 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24165
BQ24165RGET ACTIVE VQFN RGE 24 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24165
BQ24165YFFR ACTIVE DSBGA YFF 49 3000 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24165
BQ24165YFFT ACTIVE DSBGA YFF 49 250 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24165
BQ24166RGER ACTIVE VQFN RGE 24 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24166
BQ24166RGET ACTIVE VQFN RGE 24 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24166
BQ24166YFFR ACTIVE DSBGA YFF 49 3000 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24166
BQ24166YFFT ACTIVE DSBGA YFF 49 250 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24166
BQ24167RGER ACTIVE VQFN RGE 24 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24167
BQ24167RGET ACTIVE VQFN RGE 24 250 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ
24167
BQ24167YFFR ACTIVE DSBGA YFF 49 3000 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24167
BQ24167YFFT ACTIVE DSBGA YFF 49 250 Green (RoHS
& no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 85 BQ24167
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
Addendum-Page 2
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
BQ24165RGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24165RGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24165YFFR DSBGA YFF 49 3000 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
BQ24165YFFT DSBGA YFF 49 250 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
BQ24166RGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24166RGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24166YFFR DSBGA YFF 49 3000 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
BQ24166YFFT DSBGA YFF 49 250 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
BQ24167RGER VQFN RGE 24 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24167RGET VQFN RGE 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2
BQ24167YFFR DSBGA YFF 49 3000 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
BQ24167YFFT DSBGA YFF 49 250 180.0 8.4 2.93 2.93 0.81 4.0 8.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2013
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
BQ24165RGER VQFN RGE 24 3000 367.0 367.0 35.0
BQ24165RGET VQFN RGE 24 250 210.0 185.0 35.0
BQ24165YFFR DSBGA YFF 49 3000 182.0 182.0 17.0
BQ24165YFFT DSBGA YFF 49 250 182.0 182.0 17.0
BQ24166RGER VQFN RGE 24 3000 367.0 367.0 35.0
BQ24166RGET VQFN RGE 24 250 210.0 185.0 35.0
BQ24166YFFR DSBGA YFF 49 3000 182.0 182.0 17.0
BQ24166YFFT DSBGA YFF 49 250 182.0 182.0 17.0
BQ24167RGER VQFN RGE 24 3000 367.0 367.0 35.0
BQ24167RGET VQFN RGE 24 250 210.0 185.0 35.0
BQ24167YFFR DSBGA YFF 49 3000 182.0 182.0 17.0
BQ24167YFFT DSBGA YFF 49 250 182.0 182.0 17.0
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2013
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated