   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
DLow Power Consumption
DWide Common-Mode and Differential
Voltage Ranges
DLow Input Bias and Offset Currents
DOutput Short-Circuit Protection
DLow Total Harmonic Distortion
. . . 0.003% Typ
DLow Noise
Vn = 18 nV/Hz Typ at f = 1 kHz
DHigh Input Impedance . . . JFET Input Stage
DInternal Frequency Compensation
DLatch-Up-Free Operation
DHigh Slew Rate . . . 13 V/µs Typ
DCommon-Mode Input Voltage Range
Includes VCC+
description/ordering information
The JFET-input operational amplifiers in the TL07x series are similar to the TL08x series, with low input bias
and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07x series ideally
suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input
impedance) coupled with bipolar output stages integrated on a single monolithic chip.
The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized
for operation from −40°C to 85°C. The M-suffix devices are characterized for operation over the full military
temperature range of −55°C to 125°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
f
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
  !" # $%&" !#  '%()$!" *!"&+
*%$"# $ " #'&$$!"# '& ",& "&#  &-!# #"%&"#
#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&
"&#"0  !)) '!!&"&#+
 '*%$"# $')!" " 12313 !)) '!!&"&# !& "&#"&*
%)&## ",&.#& "&*+  !)) ",& '*%$"# '*%$"
'$&##0 *&# " &$&##!)/ $)%*& "&#"0  !)) '!!&"&#+
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
2POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description/ordering information (continued)
ORDERING INFORMATION
TAVIOmax
AT 25°CPACKAGEORDERABLE
PART NUMBER TOP-SIDE
MARKING
PDIP (P)
Tube of 50 TL071CP TL071CP
PDIP (P) Tube of 50 TL072CP TL072CP
PDIP (N) Tube of 25 TL074CN TL074CN
Tube of 75 TL071CD
TL071C
Reel of 2500 TL071CDR TL071C
SOIC (D)
Tube of 75 TL072CD
TL072C
SOIC (D) Reel of 2500 TL072CDR TL072C
10 mV Tube of 50 TL074CD
TL074C
10 mV
Reel of 2500 TL074CDR TL074C
SOP (NS) Reel of 2000 TL074CNSR TL074
SOP (PS)
Reel of 2000 TL071CPSR TL071
SOP (PS) Reel of 2000 TL072CPSR T072
Reel of 2000 TL072CPWR T072
TSSOP (PW) Tube of 90 TL074CPW
T074
TSSOP (PW)
Reel of 2000 TL074CPWR T074
PDIP (P)
Tube of 50 TL071ACP TL071ACP
PDIP (P) Tube of 50 TL072ACP TL072ACP
0°C to 70°C
PDIP (N) Tube of 25 TL074ACN TL074ACN
0°C to 70°CTube of 75 TL071ACD
071AC
Reel of 2500 TL071ACDR 071AC
6 mV
SOIC (D)
Tube of 75 TL072ACD
072AC
6 mV
SOIC (D) Reel of 2500 TL072ACDR 072AC
Tube of 50 TL074ACD
TL074AC
Reel of 2500 TL074ACDR TL074AC
SOP (PS) Reel of 2000 TL072ACPSR T072A
SOP (NS) Reel of 2000 TL074ACNSR TL074A
PDIP (P)
Tube of 50 TL071BCP TL071BCP
PDIP (P) Tube of 50 TL072BCP TL072BCP
PDIP (N) Tube of 25 TL074BCN TL074BCN
Tube of 75 TL071BCD
071BC
3 mV
Reel of 2500 TL071BCDR 071BC
3 mV
SOIC (D)
Tube of 75 TL072BCD
072BC
SOIC (D) Reel of 2500 TL072BCDR 072BC
Tube of 50 TL074BCD
TL074BC
Reel of 2500 TL074BCDR TL074BC
SOP (NS) Reel of 2000 TL074BCNSR TL074B
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description/ordering information (continued)
ORDERING INFORMATION
TAVIOmax
AT 25°CPACKAGEORDERABLE
PART NUMBER TOP-SIDE
MARKING
PDIP (P)
Tube of 50 TL071IP TL071IP
PDIP (P) Tube of 50 TL072IP TL072IP
PDIP (N) Tube of 25 TL074IN TL074IN
Tube of 75 TL071ID
TL071I
−40°C to 85°C6 mV Reel of 2500 TL071IDR TL071I
−40 C to 85 C
6 mV
SOIC (D)
Tube of 75 TL072ID
TL072I
SOIC (D) Reel of 2500 TL072IDR TL072I
Tube of 50 TL074ID
TL074I
Reel of 2500 TL074IDR TL074I
CDIP (JG) Tube of 50 TL072MJGB TL072MJGB
6 mV CFP (U) Tube of 150 TL072MUB TL072MUB
−55°C to 125°C
6 mV
LCCC (FK) Tube of 55 TL072MFKB TL072MFKB
−55
°
C to 125
°
C
CDIP (J) Tube of 25 TL074MJB TL074MJB
9 mV CFP (W) Tube of 25 TL074MWB TL074MWB
9 mV
LCCC (FK) Tube of 55 TL074MFKB TL074MFKB
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
4POST OFFICE BOX 655303 DALLAS, TEXAS 75265
NC
2OUT
NC
2IN−
NC
1IN+
NC
VCC+
NC
2IN+
NC
VCC+
NC
OUT
NC
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
1IN−
NC
1IN+
NC
(TOP VIEW)
NC
1OUT
NC
NC NC
NC
NC
2IN+
CC−
V
CC+
V
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1OUT
1IN−
1IN+
VCC+
2IN+
2IN−
2OUT
4OUT
4IN−
4IN+
VCC−
3IN+
3IN−
3OUT
TL074A, TL074B
D, J, N, NS, OR PW PACKAGE
TL074 . . . D, J, N, NS, PW,
OR W PACKAGE
(TOP VIEW)
NC − No internal connection
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
IN−
NC
IN+
NC
TL071
FK PACKAGE
(TOP VIEW)
NC
OFFSET N1
NC
NC NC
NC
NC
OFFSET N2 NC
CC−
V
TL072
FK PACKAGE
3212019
910111213
4
5
6
7
8
18
17
16
15
14
4IN+
NC
VCC
NC
3IN+
TL074
FK PACKAGE
(TOP VIEW)
1IN−
1OUT
NC
3IN− 4IN−
2IN−
NC
3OUT 4OUT
2OUT
1
2
3
4
8
7
6
5
OFFSET N1
IN−
IN+
VCC−
NC
VCC+
OUT
OFFSET N2
TL071, TL071A, TL071B
D, P, OR PS PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
1OUT
1IN−
1IN+
VCC−
VCC+
2OUT
2IN−
2IN+
TL072, TL072A, TL072B
D, JG, P, PS, OR PW PACKAGE
(TOP VIEW)
TL072
U PACKAGE
(TOP VIEW)
1
2
3
4
5
10
9
8
7
6
NC
1OUT
1IN−
1IN+
VCC−
NC
VCC+
2OUT
2IN−
2IN+
symbols
+
+
IN+
IN− OUT IN+
IN− OUT
TL072 (each amplifier)
TL074 (each amplifier)
TL071
OFFSET N1
OFFSET N2
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
schematic (each amplifier)
C1
VCC+
IN+
VCC−
1080
ÎÎÎ
1080
IN−
TL071 Only
64 128
64
All component values shown are nominal.
ÁÁÁÁÁ
ÁÁÁÁÁ
OFFSET
N1
ÁÁÁ
ÁÁÁ
OFFSET
N2
OUT
18 pF
COMPONENT COUNT
COMPONENT
TYPE TL071 TL072 TL074
Resistors
11
22
44
Resistors
Transistors
11
14
22
28
44
56
Transistors
JFET
14
2
28
4
56
6
JFET
Diodes
2
1
4
2
6
4
Diodes
Capacitors
epi-FET
1
1
1
2
2
2
4
4
4
Capacitors
epi-FET
1
1
2
2
4
4
Includes bias and trim circuitry
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
6POST OFFICE BOX 655303 DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage (see Note 1): VCC+ 18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
VCC− −18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Differential input voltage, VID (see Note 2) ±30 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, VI (see Notes 1 and 3) ±15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Duration of output short circuit (see Note 4) Unlimited. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Notes 5 and 6): D package (8 pin) 97°C/W. . . . . . . . . . . . . . . . . . . . . .
D package (14 pin) 86°C/W. . . . . . . . . . . . . . . . . . . . .
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . .
P package 85°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
PS package 95°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package (8 pin) 149°C/W. . . . . . . . . . . . . . . . . . .
PW package (14 pin) 113°C/W. . . . . . . . . . . . . . . . . .
U package 185°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJC (see Notes 7 and 8): FK package 5.61°C/W. . . . . . . . . . . . . . . . . . . . . . . . .
J package 15.05°C/W. . . . . . . . . . . . . . . . . . . . . . . . .
JG package 14.5°C/W. . . . . . . . . . . . . . . . . . . . . . . . .
W package 14.65°C/W. . . . . . . . . . . . . . . . . . . . . . . .
Operating virtual junction temperature, TJ 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Case temperature for 60 seconds: FK package 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: J, JG, or W package 300°C. . . . . . . . . . . .
Storage temperature range, Tstg −65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC−.
2. Differential voltages are at IN+, with respect to IN−.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the
dissipation rating is not exceeded.
5. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) − TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.
6. The package thermal impedance is calculated in accordance with JESD 51-7.
7. Maximum power dissipation is a function of TJ(max), θJC, and TC. The maximum allowable power dissipation at any allowable case
temperature is PD = (TJ(max) − TC)/θJC. Operating at the absolute maximum TJ of 150°C can affect reliability.
8. The package thermal impedance is calculated in accordance with MIL-STD-883.
444
4444
444
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
7
electrical characteristics, VCC± = ±15 V (unless otherwise noted)
TL071C
TL071AC
TL071BC
TL071I
PARAMETER
TEST CONDITIONS
TA
TL071C
TL072C
TL071AC
TL072AC
TL071BC
TL072BC
TL071I
TL072I
UNIT
PARAMETER TEST CONDITIONS
TA
TL072C
TL074C
TL072AC
TL074AC
TL072BC
TL074BC
TL072I
TL074I UNIT
A
MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX
VIO
Input offset voltage
VO = 0,
RS = 50
25°C 3 10 3 6 2 3 3 6
mV
VIO Input offset voltage VO = 0, RS = 50 Full range 13 7.5 5 8 mV
αV
IO Temperature
coefficient of input
offset voltage VO = 0, RS = 50 Full range 18 18 18 18 µV/°C
IIO
Input offset current
VO = 0
25°C 5 100 5 100 5 100 5 100 pA
IIO
Input offset current
VO = 0 Full range 10 2 2 2 nA
IIB
Input bias current§
VO = 0
25°C 65 200 65 200 65 200 65 200 pA
IIB
Input bias current§
VO = 0 Full range 7 7 7 20 nA
Common-mode
−12
−12
−12
−12
VICR
Common-mode
input voltage range
25
°
C
±
11
−12
to ±
11
−12
to ±
11
−12
to ±
11
−12
to
V
VICR
input voltage range
25 C
±11
to
15
±11
to
15
±11
to
15
±11
to
15
V
Maximum peak
RL = 10 k25°C±12 ±13.5 ±12 ±13.5 ±12 ±13.5 ±12 ±13.5
V
OM
Maximum peak
output voltage
swing
RL 10 k
Full range
±12 ±12 ±12 ±12 V
VOM
output voltage
swing RL 2 kFull range ±10 ±10 ±10 ±10
AVD
Large-signal
differential voltage
VO = ±10 V,
RL 2 k
25°C 25 200 50 200 50 200 50 200
V/mV
AVD
differential voltage
amplification VO = ±10 V
,
RL 2 kFull range 15 25 25 25 V/mV
B1Unity-gain
bandwidth 25°C 3 3 3 3 MHz
riInput resistance 25°C 1012 1012 1012 1012
CMRR
Common-mode
rejection ratio
VIC = VICRmin,
25
°
C
70
100
75
100
75
100
75
100
dB
CMRR
Common-mode
rejection ratio VO = 0, RS = 50
25
°
C
70
100
75
100
75
100
75
100
dB
kSVR
Supply-voltage
rejection ratio
VCC = ±9 V to ±15 V,
25
°
C
70
100
80
100
80
100
80
100
dB
k
SVR
rejection ratio
(V
CC
±/V
IO
)VO = 0, RS = 50
25
°
C
70
100
80
100
80
100
80
100
dB
ICC
Supply current
VO = 0,
No load
25°C
1.4
2.5
1.4
2.5
1.4
2.5
1.4
2.5
mA
ICC
Supply current
(each amplifier) VO = 0, No load 25°C 1.4 2.5 1.4 2.5 1.4 2.5 1.4 2.5 mA
VO1/VO2 Crosstalk
attenuation AVD = 100 25°C 120 120 120 120 dB
All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
Full range is TA = 0°C to 70°C for TL07_C,TL07_AC, TL07_BC and is TA = −40°C to 85°C for TL07_I.
§Input bi a s c u r r e n t s o f a n F E T-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 4. Pulse techniques must be u s e d
that maintain the junction temperature as close to the ambient temperature as possible.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
8POST OFFICE BOX 655303 DALLAS, TEXAS 75265
electrical characteristics, VCC± = ±15 V (unless otherwise noted)
TL071M
TL074M
PARAMETER
TEST CONDITIONS
TA
TL071M
TL072M
TL074M
UNIT
PARAMETER
TEST CONDITIONS
TA
MIN TYP MAX MIN TYP MAX
UNIT
VIO
Input offset voltage
VO = 0,
RS = 50
25°C 3 6 3 9
mV
VIO Input offset voltage VO = 0, RS = 50 Full range 9 15 mV
αV
IO Temperature coefficient of
input offset voltage VO = 0, RS = 50 Full range 18 18 µV/°C
IIO
Input offset current
VO = 0
25°C 5 100 5 100 pA
IIO
Input offset current
VO = 0 Full range 20 20 nA
IIB
Input bias current
VO = 0
25°C 65 200 65 200 pA
IIB
Input bias current
VO = 0 50 50 nA
VICR Common-mode input
voltage range 25°C±11 −12
to
15 ±11 −12
to
15 V
Maximum peak output
RL = 10 k25°C±12 ±13.5 ±12 ±13.5
V
OM
Maximum peak output
voltage swing
RL 10 k
Full range
±12 ±12 V
VOM
voltage swing
RL 2 kFull range ±10 ±10
AVD
Large-signal differential
VO = ±10 V,
RL 2 k
25°C 35 200 35 200
V/mV
AVD
Large-signal differential
voltage amplification VO = ±10 V
,
RL 2 k15 15 V/mV
B1Unity-gain bandwidth TA = 25°C 3 3 MHz
riInput resistance TA = 25°C 1012 1012
CMRR
Common-mode rejection VIC = VICRmin,
25
°
C
80
86
80
86
dB
CMRR
Common-mode rejection
ratio VO = 0, RS = 50
25
°
C
80
86
80
86
dB
kSVR
Supply-voltage rejection VCC = ±9 V to ±15 V,
25
°
C
80
86
80
86
dB
k
SVR
Supply-voltage rejection
ratio (V
CC
±/V
IO
)VO = 0, RS = 50
25
°
C
80
86
80
86
dB
ICC Supply current (each
amplifier) VO = 0, No load 25°C 1.4 2.5 1.4 2.5 mA
VO1/VO2 Crosstalk attenuation AVD = 100 25°C 120 120 dB
Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in
Figure 4. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.
All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is
TA = −55°C to 125°C.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
operating characteristics, VCC±= ±15 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TL07xM ALL OTHERS
UNIT
PARAMETER
TEST CONDITIONS
MIN TYP MAX MIN TYP MAX
UNIT
SR Slew rate at unity gain VI = 10 V,
CL = 100 pF, RL = 2 k,
See Figure 1 5 13 8 13 V/µs
tr
Rise-time overshoot
VI = 20 mV,
RL = 2 k
Ω, 0.1 0.1 µs
tr
Rise-time overshoot
factor
VI = 20 mV,
CL = 100 pF,
RL = 2 k
,
See Figure 1 20% 20%
Vn
Equivalent input noise
RS = 20
f = 1 kHz 18 18 nV/Hz
Vn
Equivalent input noise
voltage RS = 20 f = 10 Hz to 10 kHz 4 4 µV
InEquivalent input noise
current RS = 20 Ω, f = 1 kHz 0.01 0.01 pA/Hz
THD Total harmonic distortion VIrms = 6 V,
RL 2 k,
f = 1 kHz
AVD = 1,
RS 1 k,0.003
%0.003%
PARAMETER MEASUREMENT INFORMATION
Figure 1. Unity-Gain Amplifier
VI
CL = 100 pF RL = 2 k
VO
+
Figure 2. Gain-of-10 Inverting Amplifier
VI
+
10 k
1 k
RLCL = 100 pF
VO
N1
100 k
+
TL071
N2
1.5 k
VCC−
OUT
IN−
IN+
Figure 3. Input Offset-Voltage Null Circuit
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
IIB Input bias current vs Free-air temperature 4
vs Frequency
5, 6, 7
VOM
Maximum output voltage
vs Frequency
vs Free-air temperature
5, 6, 7
8
VOM Maximum output voltage
vs Free-air temperature
vs Load resistance
vs Supply voltage
8
9
10
vs Load resistance
vs Supply voltage
9
10
AVD
Large-signal differential voltage amplification
vs Free-air temperature
11
AVD Large-signal differential voltage amplification
vs Free-air temperature
vs Frequency
11
12
Phase shift vs Frequency 12
Normalized unity-gain bandwidth vs Free-air temperature 13
Normalized phase shift vs Free-air temperature 13
CMRR Common-mode rejection ratio vs Free-air temperature 14
ICC
Supply current
vs Supply voltage
15
ICC Supply current
vs Supply voltage
vs Free-air temperature
15
16
PDTotal power dissipation vs Free-air temperature 17
Normalized slew rate vs Free-air temperature 18
VnEquivalent input noise voltage vs Frequency 19
THD Total harmonic distortion vs Frequency 20
Large-signal pulse response vs Time 21
VOOutput voltage vs Elapsed time 22
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
11
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 4
IIB− Input Bias Current − nA
TA − Free-Air Temperature − °C
INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE
IB
I
10
1
0.1
0.01
100
−75 −50 −25 0 25 50 75 100 125
VCC±= ±15 V
Figure 5
RL = 10 k
TA = 25°C
See Figure 2
±15
±12.5
±10
±7.5
±5
±2.5
0
VOM − Maximum Peak Output Voltage − V
f − Frequency − Hz
100 1 k 10 k 100 k 1 M 10 M
MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREQUENCY
ÁÁÁ
ÁÁÁ
VOM
ÎÎÎÎ
VCC± = ±5 V
ÎÎÎÎÎ
VCC± = ±10 V
ÎÎÎÎÎ
ÎÎÎÎÎ
VCC± = ±15 V
Figure 6
10 M1 M100 k10 k1 k100 f − Frequency − Hz
VOM − Maximum Peak Output Voltage − V
0
±2.5
±5
±7.5
±10
±12.5
±15
See Figure 2
TA = 25°C
RL = 2 k
VCC± = ±10 V
VCC± = ±5 V
MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREQUENCY
ÁÁ
ÁÁ
ÁÁ
VOM
ÎÎÎÎÎ
ÎÎÎÎÎ
VCC± = ±15 V
Figure 7
0
±2.5
±5
±7.5
±10
±12.5
±15
10 k 40 k 100 k 400 k 1 M 4 M 10 M
f − Frequency − Hz
MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREQUENCY
VOM − Maximum Peak Output Voltage − V
ÁÁÁ
ÁÁÁ
ÁÁÁ
VOM
VCC± = ±15 V
RL = 2 k
See Figure 2
ÎÎÎÎÎ
ÎÎÎÎÎ
TA = −55°C
ÎÎÎÎ
ÎÎÎÎ
TA = 25°C
TA = 125°C
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
12 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 8
−75
0
VOM − Maximum Peak Output Voltage − V
TA − Free-Air Temperature − °C
125
±15
−50 −25 0 25 50 75 100
±2.5
±5
±7.5
±10
±12.5
RL = 10 k
VCC± = ±15 V
See Figure 2
MAXIMUM PEAK OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
ÁÁ
ÁÁ
VOM
ÎÎÎÎ
ÎÎÎÎ
RL = 2 k
Figure 9
0.1
0
RL − Load Resistance − k
10
±15
±2.5
±5
±7.5
±10
±12.5
VCC± = ±15 V
TA = 25°C
See Figure 2
0.2 0.4 0.7 1 2 4 7
MAXIMUM PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE
VOM − Maximum Peak Output Voltage − V
ÁÁ
ÁÁ
VOM
Figure 10
0
0
VOM − Maximum Peak Output Voltage − V
|VCC±| − Supply Voltage − V
16
±15
2 4 6 8 10 12 14
±2.5
±5
±7.5
±10
±12.5
RL = 10 k
TA = 25°C
MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE
ÁÁ
ÁÁ
ÁÁ
VOM
Figure 11
−75
1
Voltage Amplification − V/mV
TA − Free-Air Temperature − °C
125
1000
−50 −25 0 25 50 75 100
2
4
10
20
40
100
200
400
VCC± = ±15 V
VO = ±10 V
RL = 2 k
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
vs
FREE-AIR TEMPERATURE
AVD − Large-Signal Differential
AVD
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
13
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
0°
45°
180°
135°
90°
1
1
f − Frequency − Hz 10 M
106
10 100 1 k 10 k 100 k 1 M
101
102
103
104
105
Differential
Voltage
Amplification
VCC± = ±5 V to ±15 V
RL = 2 k
TA = 25°C
Phase Shift
LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION
AND PHASE SHIFT
vs
FREQUENCY
Voltage Amplification
AVD − Large-Signal Differential
AVD
Phase Shift
Figure 12
1.02
1.01
1
0.99
0.98
1.03
0.97
−75
0.7
Normalized Unity-Gain Bandwidth
TA − Free-Air Temperature − °C125
1.3
−50 −25 0 25 50 75 100
0.8
0.9
1
1.1
1.2 Unity-Gain Bandwidth
VCC± = ±15 V
RL = 2 k
f = B1 for Phase Shift
NORMALIZED UNITY-GAIN BANDWIDTH
AND PHASE SHIFT
vs
FREE-AIR TEMPERATURE
Phase Shift
Normalized Phase Shift
Figure 13
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
14 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 14
−75
83
CMRR − Common-Mode Rejection Ratio − dB
TA − Free-Air Temperature − °C
125
89
−50 −25 0 25 50 75 100
84
85
86
87
88
VCC± = ±15 V
RL = 10 k
COMMON-MODE REJECTION RATIO
vs
FREE-AIR TEMPERATURE
Figure 15
0
0
|VCC±| − Supply Voltage − V
16
2
2 4 6 8 10 12 14
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8 TA = 25°C
No Signal
No Load
SUPPLY CURRENT PER AMPLIFIER
vs
SUPPLY VOLTAGE
ICC − Supply Current Per Amplifier − mA
ÁÁ
ÁÁ
CC±
I
Figure 16
−75
0
TA − Free-Air Temperature − °C
125
2
−50 −25 0 25 50 75 100
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8 VCC± = ±15 V
No Signal
No Load
SUPPLY CURRENT PER AMPLIFIER
vs
FREE-AIR TEMPERATURE
ICC − Supply Current Per Amplifier − mA
ÁÁÁ
ÁÁÁ
ÁÁÁ
CC±
I
Figure 17
−75
0
TA − Free-Air Temperature − °C125
250
−50 −25 0 25 50 75 100
25
50
75
100
125
150
175
200
225 VCC± = ±15 V
No Signal
No Load
TL074
TL071
TOTAL POWER DISSIPATION
vs
FREE-AIR TEMPERATURE
ÎÎÎÎ
ÎÎÎÎ
TL072
PD − Total Power Dissipation − mWPD
Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
15
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 18
−75
0.85
TA − Free-Air Temperature − °C125
1.15
−50 −25 0 25 50 75 100
0.90
0.95
1
1.05
1.10
NORMALIZED SLEW RATE
vs
FREE-AIR TEMPERATURE
VCC± = ±15 V
RL = 2 k
CL = 100 pF
sµ
Normalized Slew Rate − V/
Figure 19
10
0
Vn − Equivalent Input Noise Voltage − nV/Hz
f − Frequency − Hz 100 k
50
10
20
30
40
VCC± = ±15 V
AVD = 10
RS = 20
TA = 25°C
40 100 400 1 k 4 k 10 k 40 k
EQUIVALENT INPUT NOISE VOLTAGE
vs
FREQUENCY
ÁÁÁ
ÁÁÁ
ÁÁÁ
ÁÁÁ
nV/ Hz
Vn
Figure 20
0.001
THD − Total Harmonic Distortion − %
1
40 k10 k4 k1 k400 100 k
f − Frequency − Hz
100
0.004
0.01
0.04
0.1
0.4
TOTAL HARMONIC DISTORTION
vs
FREQUENCY
VCC± = ±15 V
AVD = 1
VI(RMS) = 6 V
TA = 25°C
Figure 21
−6
t − Time − µs3.5
6
00.5 1 1.5 2 2.5 3
−4
−2
0
2
4
Output
ÎÎÎ
ÎÎÎ
Input
VCC± = ±15 V
RL = 2 k
TA = 25°C
VOLTAGE-FOLLOWER
LARGE-SIGNAL PULSE RESPONSE
CL = 100 pF
ÁÁ
ÁÁ
VO
ÁÁ
ÁÁ
VI− Input and Output Voltages − Vand
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
16 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
10%
−4
VO − Output Voltage − mV
t − Elapsed Time − µs0.7
28
0 0.1 0.2 0.3 0.4 0.5 0.6
0
4
8
12
16
20
24
VCC± = ±15 V
RL = 2 k
TA = 25°C
tr
Overshoot
90%
OUTPUT VOLTAGE
vs
ELAPSED TIME
ÁÁÁ
ÁÁÁ
VO
Figure 22
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
17
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
APPLICATION INFORMATION
Table of Application Diagrams
APPLICATION DIAGRAM PART
NUMBER FIGURE
0.5-Hz square-wave oscillator TL071 23
High-Q notch filter TL071 24
Audio-distribution amplifier TL074 25
100-kHz quadrature oscillator TL072 26
AC amplifier TL071 27
Figure 23. 0.5-Hz Square-Wave Oscillator
+
−15 V
15 V Output
1 k
9.1 k
3.3 k
CF = 3.3 µF
RF = 100 k
3.3 k
TL071
f+1
2pRFCF
Figure 24. High-Q Notch Filter
+
R2R1
C1 C2
R3
C3 VCC−
VCC+
TL071 OutputInput
C1 +C2 +C3
2+110 pF
fO+1
2pR1 C1 +1kHz
R1 +R2 +2R3 +1.5 MW
100 µF
+
+
TL074 Output C
VCC+
VCC+
Output BTL074
+
VCC+
Output ATL074
+
VCC+
TL074
VCC+
100 k
Input 1 µF
1 M
100 k
100 k
VCC−
100 k
VCC−
VCC−
VCC−
Figure 25. Audio-Distribution Amplifier
   
    
   
SLOS080J − SEPTEMBER 1978 − REVISED MARCH 2005
18 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
APPLICATION INFORMATION
−15 V
6 sin ωt
+
6 cos ωt
+
88.4 k
VCC+
VCC−
VCC+
VCC−
1N4148
18 pF
18 pF
1 k
18 k (see Note A) 15 V
TL072
TL072
88.4 k
88.4 k
18 pF
1 k
18 k (see Note A)
1N4148
NOTE A: These resistor values may be adjusted for a symmetrical output.
Figure 26. 100-kHz Quadrature Oscillator
0.1 µF
0.1 µF
+
10 k
50
100 k
N1
OUT
1 M
VCC+
10 k
10 k
TL071
N2
IN−
IN+
Figure 27. AC Amplifier
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
8102304HA OBSOLETE 10 TBD Call TI Call TI
81023052A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
8102305HA ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type
8102305PA ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type
81023062A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
8102306CA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
8102306DA ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
JM38510/11905BPA ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type
JM38510/11906BCA OBSOLETE CDIP J 14 TBD Call TI Call TI
TL071ACD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071ACP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071ACPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071BCD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071BCP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071BCPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071CD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CDR ACTIVE SOIC D 8 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 1
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
no Sb/Br)
TL071CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071CPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071CPSR ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CPSRE4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CPSRG4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071CPWLE OBSOLETE TSSOP PW 8 TBD Call TI Call TI
TL071ID ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL071IJG OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL071IP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071IPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL071MFKB OBSOLETE LCCC FK 20 TBD Call TI Call TI
TL071MJG OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL071MJGB OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL072ACD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACJG OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL072ACP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 2
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
(RoHS)
TL072ACPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072ACPSR ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACPSRE4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ACPSRG4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072BCP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072BCPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072CD ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072CPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072CPSLE OBSOLETE SO PS 8 TBD Call TI Call TI
TL072CPSR ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CPSRE4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CPSRG4 ACTIVE SO PS 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CPWR ACTIVE TSSOP PW 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072CPWRE4 ACTIVE TSSOP PW 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 3
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
no Sb/Br)
TL072CPWRG4 ACTIVE TSSOP PW 8 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072ID ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IDE4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IDG4 ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IDRE4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IDRG4 ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL072IP ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072IPE4 ACTIVE PDIP P 8 50 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL072MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
TL072MJG ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type
TL072MJGB ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type
TL072MUB ACTIVE CFP U 10 1 TBD A42 N / A for Pkg Type
TL074ACD ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACDE4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACDRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACJ OBSOLETE CDIP J 14 TBD Call TI Call TI
TL074ACN ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074ACNE4 ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074ACNSR ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACNSRE4 ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ACNSRG4 ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCD ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCDE4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 4
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
TL074BCDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCDRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074BCN ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074BCNE4 ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074CD ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CDE4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CDRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CN ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074CNE4 ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074CNSR ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CNSRE4 ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CNSRG4 ACTIVE SO NS 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPW ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPWE4 ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPWLE OBSOLETE TSSOP PW 14 TBD Call TI Call TI
TL074CPWR ACTIVE TSSOP PW 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPWRE4 ACTIVE TSSOP PW 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074CPWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074ID ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074IDE4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 5
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
TL074IDG4 ACTIVE SOIC D 14 50 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074IDR ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074IDRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074IDRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL074IJ OBSOLETE CDIP J 14 TBD Call TI Call TI
TL074IN ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074INE4 ACTIVE PDIP N 14 25 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type
TL074MFK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
TL074MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type
TL074MJ ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
TL074MJB ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type
TL074MWB ACTIVE CFP W 14 1 TBD A42 N / A for Pkg Type
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 11-Nov-2009
Addendum-Page 6
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TL071ACDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL071BCDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL071CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL071CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL071CPSR SO PS 8 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1
TL071IDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072ACDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072ACPSR SO PS 8 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1
TL072BCDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072CPSR SO PS 8 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1
TL072CPWR TSSOP PW 8 2000 330.0 12.4 7.0 3.6 1.6 8.0 12.0 Q1
TL072IDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL072IDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL074ACDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TL074ACNSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
TL074BCDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 7-Aug-2009
Pack Materials-Page 1
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TL074CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TL074CNSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
TL074CPWR TSSOP PW 14 2000 330.0 12.4 7.0 5.6 1.6 8.0 12.0 Q1
TL074IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TL071ACDR SOIC D 8 2500 340.5 338.1 20.6
TL071BCDR SOIC D 8 2500 340.5 338.1 20.6
TL071CDR SOIC D 8 2500 346.0 346.0 29.0
TL071CDR SOIC D 8 2500 340.5 338.1 20.6
TL071CPSR SO PS 8 2000 346.0 346.0 33.0
TL071IDR SOIC D 8 2500 340.5 338.1 20.6
TL072ACDR SOIC D 8 2500 340.5 338.1 20.6
TL072ACPSR SO PS 8 2000 346.0 346.0 33.0
TL072BCDR SOIC D 8 2500 340.5 338.1 20.6
TL072CDR SOIC D 8 2500 346.0 346.0 29.0
TL072CDR SOIC D 8 2500 340.5 338.1 20.6
TL072CPSR SO PS 8 2000 346.0 346.0 33.0
TL072CPWR TSSOP PW 8 2000 346.0 346.0 29.0
PACKAGE MATERIALS INFORMATION
www.ti.com 7-Aug-2009
Pack Materials-Page 2
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TL072IDR SOIC D 8 2500 340.5 338.1 20.6
TL072IDR SOIC D 8 2500 346.0 346.0 29.0
TL074ACDR SOIC D 14 2500 333.2 345.9 28.6
TL074ACNSR SO NS 14 2000 346.0 346.0 33.0
TL074BCDR SOIC D 14 2500 333.2 345.9 28.6
TL074CDR SOIC D 14 2500 333.2 345.9 28.6
TL074CNSR SO NS 14 2000 346.0 346.0 33.0
TL074CPWR TSSOP PW 14 2000 346.0 346.0 29.0
TL074IDR SOIC D 14 2500 333.2 345.9 28.6
PACKAGE MATERIALS INFORMATION
www.ti.com 7-Aug-2009
Pack Materials-Page 3
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,65 M
0,10
0,10
0,25
0,50
0,75
0,15 NOM
Gage Plane
28
9,80
9,60
24
7,90
7,70
2016
6,60
6,40
4040064/F 01/97
0,30
6,60
6,20
80,19
4,30
4,50
7
0,15
14
A
1
1,20 MAX
14
5,10
4,90
8
3,10
2,90
A MAX
A MIN
DIM PINS **
0,05
4,90
5,10
Seating Plane
0°–8°
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
MECHANICAL DATA
MLCC006B – OCTOBER 1996
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER
4040140/D 10/96
28 TERMINAL SHOWN
B
0.358
(9,09)
MAX
(11,63)
0.560
(14,22)
0.560
0.458
0.858
(21,8)
1.063
(27,0)
(14,22)
A
NO. OF
MINMAX
0.358
0.660
0.761
0.458
0.342
(8,69)
MIN
(11,23)
(16,26)
0.640
0.739
0.442
(9,09)
(11,63)
(16,76)
0.962
1.165
(23,83)
0.938
(28,99)
1.141
(24,43)
(29,59)
(19,32)(18,78)
**
20
28
52
44
68
84
0.020 (0,51)
TERMINALS
0.080 (2,03)
0.064 (1,63)
(7,80)
0.307
(10,31)
0.406
(12,58)
0.495
(12,58)
0.495
(21,6)
0.850
(26,6)
1.047
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)
0.035 (0,89)
0.010 (0,25)
12
1314151618 17
11
10
8
9
7
5
432
0.020 (0,51)
0.010 (0,25)
6
12826 27
19
21
B SQ
A SQ 22
23
24
25
20
0.055 (1,40)
0.045 (1,14)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
MECHANICAL DATA
MPDI001A – JANUARY 1995 – REVISED JUNE 1999
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
P (R-PDIP-T8) PLASTIC DUAL-IN-LINE
8
4
0.015 (0,38)
Gage Plane
0.325 (8,26)
0.300 (7,62)
0.010 (0,25) NOM
MAX
0.430 (10,92)
4040082/D 05/98
0.200 (5,08) MAX
0.125 (3,18) MIN
5
0.355 (9,02)
0.020 (0,51) MIN
0.070 (1,78) MAX
0.240 (6,10)
0.260 (6,60)
0.400 (10,60)
1
0.015 (0,38)
0.021 (0,53)
Seating Plane
M
0.010 (0,25)
0.100 (2,54)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001
For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm
MECHANICAL DATA
MCER001A – JANUARY 1995 – REVISED JANUAR Y 1997
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE
0.310 (7,87)
0.290 (7,37)
0.014 (0,36)
0.008 (0,20)
Seating Plane
4040107/C 08/96
5
4
0.065 (1,65)
0.045 (1,14)
8
1
0.020 (0,51) MIN
0.400 (10,16)
0.355 (9,00)
0.015 (0,38)
0.023 (0,58)
0.063 (1,60)
0.015 (0,38)
0.200 (5,08) MAX
0.130 (3,30) MIN
0.245 (6,22)
0.280 (7,11)
0.100 (2,54)
0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP1-T8
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,and other changes to its products and services at any time and to discontinue any product or service without notice. Customers shouldobtain the latest relevant information before placing orders and should verify that such information is current and complete. All products aresold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standardwarranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except wheremandated by government requirements, testing of all parameters of each product is not necessarily performed.TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products andapplications using TI components. To minimize the risks associated with customer products and applications, customers should provideadequate design and operating safeguards.TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Informationpublished by TI regarding third-party products or services does not constitute a license from TI to use such products or services or awarranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectualproperty of the third party, or a license from TI under the patents or other intellectual property of TI.Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompaniedby all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptivebusiness practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additionalrestrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids allexpress and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is notresponsible or liable for any such statements.TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonablybe expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governingsuch use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, andacknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their productsand any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may beprovided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products insuch safety-critical applications.TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products arespecifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet militaryspecifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely atthe Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products aredesignated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designatedproducts in automotive applications, TI will not be responsible for any failure to meet such requirements.Following are URLs where you can obtain information on other Texas Instruments products and application solutions:Products ApplicationsAmplifiers amplifier.ti.com Audio www.ti.com/audioData Converters dataconverter.ti.com Automotive www.ti.com/automotiveDLP® Products www.dlp.com Broadband www.ti.com/broadbandDSP dsp.ti.com Digital Control www.ti.com/digitalcontrolClocks and Timers www.ti.com/clocks Medical www.ti.com/medicalInterface interface.ti.com Military www.ti.com/militaryLogic logic.ti.com Optical Networking www.ti.com/opticalnetworkPower Mgmt power.ti.com Security www.ti.com/securityMicrocontrollers microcontroller.ti.com Telephony www.ti.com/telephonyRFID www.ti-rfid.com Video & Imaging www.ti.com/videoRF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2009, Texas Instruments Incorporated