300 mA, Low Quiescent Current,
CMOS Linear Regulators
Data Sheet
ADP170/ADP171
Rev. C Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2009–2014 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Maximum output current: 300 mA
Input voltage range: 1.6 V to 3.6 V
Low quiescent current
IGND = 23 µA with 0 mA load
IGND = 170 µA with 300 mA load
Low shutdown current: <1 µA
Low dropout voltage: 66 mV at 300 mA load
Output voltage accuracy: ±1%
Up to 31 fixed-output voltage options available from 0.8 V to
3.0 V
Adjustable-output voltage range
0.8 V to 3.0 V (ADP171)
Accuracy over line, load, and temperature: ±3%
Stable with small 1 µF ceramic output capacitor
PSRR performance of 70 dB at 10 kHz and 73 dB at 1 kHz
Low noise: 30 µV rms at VOUT = 0.8 V
Current limit and thermal overload protection
Logic-controlled enable
Compact 5-lead TSOT package
APPLICATIONS
Mobile phones
Digital camera and audio devices
Portable and battery-powered equipment
DSP/FPGA/microprocessor supplies
Post dc-dc regulation
TYPICAL APPLICATION CIRCUITS
07716-001
ADP170
1
2
3
5
4
V
IN
V
OUT
C1 C2
VIN
GND
EN
VOUT
NC
OFF
ON
Figure 1. ADP170 with Fixed Output Voltage, 1.8 V
07716-002
ADP171
1
2
3
5
4
VIN = 2.3V VOUT = 1. 8V
CIN
1µF COUT
1µF
VIN
GND
EN
VOUT
R1
R2
ADJ
OFF
ON
Figure 2. ADP171 with Adjustable Output Voltage
GENERAL DESCRIPTION
The ADP170/ADP171 are low voltage input, low quiescent
current, low-dropout (LDO) linear regulators that operate from
1.6 V to 3.6 V and provide up to 300 mA of output current. The
low 66 mV dropout voltage at 300 mA load improves efficiency
and allows operation over a wide input voltage range. The low
23 µA of quiescent current at a 0 mA load makes the ADP170/
ADP171 ideal for battery-operated portable equipment.
The ADP170 is capable of 31 fixed-output voltage options, ranging
from 0.8 V t o 3 . 0 V. ADP171 is an adjustable version, which allows
output voltages that range from 0.8 V to 3.0 V via an external
divider. The ADP170/ADP171 are optimized for stable operation
with small 1 µF ceramic output capacitors. Ideal for powering
digital processors, the ADP170/ADP171 exhibit good transient
performance and occupy minimal board space. Compared with
commodity types of LDOs, the ADP170/ADP171 provide 20 dB
to 40 dB better power supply rejection ratio (PSRR) at 100 kHz,
making the ADP170/ADP171 an ideal power source for analog-
to-digital converter (ADC) mixed-signal processor systems and
allowing use of smaller size bypass capacitors. In addition, low
output noise performance without the need for an additional
bypass capacitor further reduces printed circuit board (PCB)
component count.
Short-circuit protection and thermal overload protection circuits
prevent damage in adverse conditions. The ADP170/ADP171
are available in tiny 5-lead TSOT for the smallest footprint
solution to meet a variety of portable power applications.
ADP170/ADP171 Data Sheet
Rev. C | Page 2 of 20
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Typical Application Circuits ............................................................ 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Input and Output Capacitor, Recommended Specifications ........ 4
Absolute Maximum Ratings ............................................................ 5
Thermal Data ................................................................................ 5
Thermal Resistance ...................................................................... 5
ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ..............................................7
Theory of Operation ...................................................................... 11
Applications Information .............................................................. 12
Capacitor Selection .................................................................... 12
Undervoltage Lockout ............................................................... 13
Enable Feature ............................................................................ 13
Current Limit and Thermal Overload Protection ................. 14
Thermal Considerations ............................................................ 14
Printed Circuit Board Layout Considerations ....................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 17
REVISION HISTORY
1/14—Rev. B to Rev. C
Changes to Ordering Guide .......................................................... 17
5/10—Rev. A to Rev. B
Changes to Figure 1 and Figure 2 ................................................... 1
Updated Outline Dimensions ....................................................... 17
Changes to Ordering Guide .......................................................... 17
6/09—Rev. 0 to Rev. A
Changes to Features Section............................................................ 1
Updated Outline Dimensions ....................................................... 17
1/09—Revision 0: Initial Version
Data Sheet ADP170/ADP171
Rev. C | Page 3 of 20
SPECIFICATIONS
VIN = (VOUT + 0.4 V) or 1.6 V (whichever is greater), EN = VIN, IOUT = 10 mA, CIN = COUT = 1 µF, TA = 25°C, unless otherwise noted.
Table 1.
Parameter Symbol Conditions Min Typ Max Unit
INPUT VOLTAGE RANGE VIN TJ = −40°C to +125°C 1.6 3.6 V
OPERATING SUPPLY CURRENT1 IGND IOUT = 0 µA 23 µA
IOUT = 0 µA, TJ = −40°C to +125°C 60 µA
OUT
50
µA
IOUT = 1 mA, TJ = −40°C to +125°C 100 µA
IOUT = 150 mA 130 µA
IOUT = 150 mA, TJ = −40°C to +125°C 210 µA
IOUT = 300 mA 170 µA
IOUT = 300 mA, TJ = −40°C to +125°C 260 µA
SHUTDOWN CURRENT IGND-SD EN = GND 0.1 µA
EN = GND, VIN = 3.6 V, TJ = −40°C to +85°C 2 µA
EN = GND, VIN = 3.6 V, TJ = 85°C to 125°C 25 µA
FIXED-OUTPUT VOLTAGE ACCURACY VOUT IOUT = 10 mA −1 +1 %
1 mA < IOUT < 300 mA, VIN = (VOUT + 0.5 V) to 3.6 V −2 +2 %
1 mA < IOUT < 300 mA, VIN = (VOUT + 0.5 V) to 3.6 V,
TJ = −40°C to +125°C
−3 +3 %
ADJUSTABLE-OUTPUT VOLTAGE
ACCURACY (ADP171)2 VADJ IOUT = 10 mA 0.495 0.5 0.505 V
1 mA < IOUT < 300 mA, VIN = (VOUT + 0.5 V) to 3.6 V 0.490 0.510 V
1 mA < IOUT < 300 mA, VIN = (VOUT + 0.5 V) to 3.6 V,
TJ = −40°C to +125°C
0.485 0.515 V
ADJ INPUT BIAS CURRENT (ADP171) ADJI-BIAS 1.6 V ≤ VIN ≤ 3.6 V, ADJ connected to VOUT 15 nA
LINE REGULATION ∆VOUT/∆VIN VIN = (VOUT + 0.5 V) to 3.6 V, TJ = −40°C to +125°C −0.25 +0.25 %/V
LOAD REGULATION3 ∆VOUT/∆IOUT IOUT = 1 mA to 300 mA 0.001 %/mA
IOUT = 1 mA to 300 mA, TJ = −40°C to +125°C 0.007 %/mA
DROPOUT VOLTAGE4 VDROPOUT IOUT = 10 mA, VOUT ≥ 1.8 V 2 mV
IOUT = 10 mA, VOUT ≥ 1.8 V, TJ = −40°C to +125°C 7 mV
IOUT = 150 mA, VOUT ≥ 1.8 V 33 mV
IOUT = 150 mA, VOUT ≥ 1.8 V, TJ = −40°C to +125°C 70 mV
OUT
OUT
66
mV
IOUT = 300 mA, VOUT ≥ 1.8 V, TJ = −40°C to +125°C 135 mV
START-UP TIME5 tSTART-UP VOUT = 1.8 V 120 µs
CURRENT-LIMIT THRESHOLD6 ILIMIT 400 450 800 mA
THERMAL SHUTDOWN
Thermal Shutdown Threshold TSSD TJ rising 150 °C
Thermal Shutdown Hysteresis TSSD-HYS 15 °C
EN INPUT
Logic High Voltage VIH 1.6 V ≤ VIN ≤ 3.6 V 1.2 V
Logic Low Voltage VIL 1.6 V ≤ VIN ≤ 3.6 V 0.4 V
Leakage Current Voltage VI-LEAKAGE EN = VIN or GND 0.1 µA
EN = VIN or GND, TJ = −40°C to +125°C 1 µA
UNDERVOLTAGE LOCKOUT UVLO
Input Voltage Rising UVLORISE TJ = −40°C to +125°C 1.5 V
Input Voltage Falling UVLOFALL TJ = −40°C to +125°C 0.7 V
Hysteresis UVLOHYS 80 mV
ADP170/ADP171 Data Sheet
Rev. C | Page 4 of 20
Parameter Symbol Conditions Min Typ Max Unit
OUTPUT NOISE OUTNOISE 10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 3.0 V 72 µV rms
10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 1.8 V 50 µV rms
10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 1.2 V 40 µV rms
10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 0.8 V 30 µV rms
POWER SUPPLY REJECTION RATIO PSRR 1 kHz, VIN = 3.6 V, IOUT = 10 mA, VOUT = 0.8 V 73 dB
10 kHz, VIN = 3.6 V, IOUT = 10 mA, VOUT = 0.8 V 70 dB
10 kHz, VIN = (VOUT + 1 V), IOUT = 10 mA to 300 mA 50 dB
IN
OUT
OUT
47
dB
1 The current from the external resistor divider network in the case of adjustable voltage output (as with the ADP171) should be subtracted from the ground current measured.
2 Accuracy when VOUT is connected directly to ADJ. When the VOUT voltage is set by external feedback resistors, the absolute accuracy in adjust mode depends on the
tolerances of resistors used.
3 Based on an end-point calculation using 1 mA and 300 mA loads. See Figure 6 for typical load regulation performance for loads less than 1 mA.
4 Applies only for output voltages above 1.6 V. Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal
output voltage.
5 Start-up time is defined as the time between the rising edge of EN and VOUT being at 90% of its nominal value.
6 Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V
output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.
INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS
Table 2.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
MINIMUM INPUT AND OUTPUT
CAPACITANCE1
CMIN TJ = −40°C to +125°C 0.45 µF
CAPACITOR ESR RESR TJ = −40°C to +125°C 0.001 1 Ω
1 The minimum input and output capacitance should be greater than 0.45 µF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;
Y5V and Z5U capacitors are not recommended for use with any LDO.
Data Sheet ADP170/ADP171
Rev. C | Page 5 of 20
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
VIN to GND −0.3 V to +3.6 V
VOUT to GND
−0.3 V to VIN
EN to GND −0.3 V to +3.6 V
Storage Temperature Range −65°C to +150°C
Operating Junction Temperature Range −40°C to +125°C
Operating Ambient Temperature Range −40°C to +85°C
Soldering Conditions JEDEC J-STD-020
Stresses above those listed under absolute maximum ratings
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings apply only individually, not in
combination. The ADP170/ADP171 can be damaged when the
junction temperature limits are exceeded. Monitoring ambient
temperature does not guarantee that TJ is within the specified
temperature limits. In applications with high power dissipation
and poor thermal resistance, the maximum ambient temperature
may have to be derated.
In applications with moderate power dissipation and low PCB
thermal resistance, the maximum ambient temperature can
exceed the maximum limit as long as the junction temperature
is within specification limits. The junction temperature (TJ) of
the device is dependent on the ambient temperature (TA), the
power dissipation of the device (PD), and the junction-to-
ambient thermal resistance of the package (θJA).
Maximum junction temperature (TJ) is calculated from the
ambient temperature (TA) and power dissipation (PD) using the
following formula:
TJ = TA + (PD × θJA)
Junction-to-ambient thermal resistance (θJA) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on
the application and board layout. In applications where high
maximum power dissipation exists, close attention to thermal
board design is required. The value of θJA may vary, depending
on PCB material, layout, and environmental conditions. The
specified values of θJA are based on a 4-layer, 4 in. × 3 in. PCB.
Refer to JESD 51-7 for detailed information regarding board
construction.
ΨJB is the junction-to-board thermal characterization parameter
with units of °C/W. The ΨJB of the package is based on modeling
and calculation using a 4-layer board. The Guidelines for Reporting
and Using Electronic Package Thermal Information: JESD51-12
states that thermal characterization parameters are not the same
as thermal resistances. ΨJB measures the component power flowing
through multiple thermal paths rather than a single path as in
thermal resistance, θJB. Therefore, ΨJB thermal paths include
convection from the top of the package as well as radiation from
the package—factors that make ΨJB more useful in real-world
applications. Maximum junction temperature (TJ) is calculated
from the board temperature (TB) and power dissipation (PD)
using the formula
TJ = TB + (PD × ΨJB)
Refer to JESD51-8 and JESD51-12 for more detailed information
about ΨJB.
THERMAL RESISTANCE
θJA and ΨJB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type θJA ΨJB Unit
5-Lead TSOT 170 43 °C/W
ESD CAUTION
ADP170/ADP171 Data Sheet
Rev. C | Page 6 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
ADP170
TOP VIEW
(No t t o S cale)
1
2
3
5
4
07716-003
VIN
GND
EN
NC = NO CO NNE CT
VOUT
NC
Figure 3. ADP170 5-Lead TSOT
ADP171
TOP VIEW
(No t to Scale)
1
2
3
5
4
07716-004
VIN
GND
EN
VOUT
ADJ
Figure 4. ADP171 5-Lead TSOT
Table 5. Pin Function Descriptions
Pin No.
Mnemonic Description ADP170 ADP171
1 1 VIN Regulator Input Supply. Bypass VIN to GND with a 1 μF or greater capacitor.
2 2 GND Ground.
3 3 EN Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For
automatic startup, connect EN to VIN.
4 NC No Connect. Not connected internally.
4 ADJ Adjust. A resistor divider from VOUT to ADJ sets the output voltage.
5 5 VOUT Regulated Output Voltage. Bypass VOUT to GND with a 1 μF or greater capacitor.
Data Sheet ADP170/ADP171
Rev. C | Page 7 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 3.6 V, VOUT = 1.8 V, IOUT = 10 mA, CIN = COUT = 1 μF, TA = 25°C, unless otherwise noted.
–40
JUNCTI ON TE MPERAT URE (°C)
V
OUT
(V)
–5 25 85 125
1.770
1.775
1.780
1.785
1.790
1.795
1.800
1.805
1.810
I
LOAD
= 100µ A
I
LOAD
= 1mA
I
LOAD
= 10mA
I
LOAD
= 100mA
I
LOAD
= 200mA
I
LOAD
= 300mA
07716-005
Figure 5. Output Voltage vs. Junction Temperature
0.10.01 1k
LO AD CURRENT (mA)
1 10 100
V
OUT
(V)
1.798
1.799
1.800
1.801
1.802
1.803
1.804
07716-006
Figure 6. Output Voltage vs. Load Current
VIN (V)
VOUT (V)
2.32.1 2.5 2.7 2.9 3.1 3.3 3.5
1.798
1.799
1.800
1.801
1.802
1.803
1.804
1.805
07716-007
ILOAD = 100µA
ILOAD = 1mA ILOAD = 10mA
ILOAD = 100mA ILOAD = 200mA
ILOAD = 300mA
Figure 7. Output Voltage vs. Input Voltage
–40
JUNCTION TEMPERATURE (°C)
GRO UND CURRENT (µA)
–5 25 85 125
0
20
40
60
80
100
120
140
160
180
200
07716-008
I
LOAD
= 10µA
I
LOAD
= 100µA
I
LOAD
= 10mA
I
LOAD
= 1mA
I
LOAD
= 100mA
I
LOAD
= 300mA
Figure 8. Ground Current vs. Junction Temperature
0.01 1k
LO AD CURRENT (mA)
0.1 1 10 100
GRO UND CURRENT (µA)
0
20
40
60
80
100
120
160
140
180
07716-009
Figure 9. Ground Current vs. Load Current
V
IN
(V)
2.32.1 2.5 2.7 2.9 3.1 3.3 3.5
0
40
20
60
80
100
120
160
140
180
GRO UND CURRENT ( µ A)
07716-010
I
LOAD
= 10µA
I
LOAD
= 100µ A
I
LOAD
= 1mA
I
LOAD
= 10mA
I
LOAD
= 100mA
I
LOAD
= 300mA
Figure 10. Ground Current vs. Input Voltage
ADP170/ADP171 Data Sheet
Rev. C | Page 8 of 20
5.0
4.5
0
–50 –25 025 50 75 100 125
TEMPERATURE (°C)
SHUT DOWN CURRE NT (µA)
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
07716-011
V
IN
= 2.1V
V
IN
= 2.3V
V
IN
= 2.7V
V
IN
= 2.9V
V
IN
= 3.2V
V
IN
= 3.4V
V
IN
= 3.5V
V
IN
= 3.6V
Figure 11. Shutdown Current vs. Temperature at Various Input Voltages
70
60
50
40
30
20
10
0
0.1 110 100 1k
07716-012
DROPOUT VOLTAGE (mV)
LOAD CURRENT ( mA)
TA = 25° C
Figure 12. Dropout Voltage vs. Load Current
1.85
1.80
1.75
1.70
1.65
1.60
1.55
1.50
1.55 1.65 1.75 1.851.60 1.70 1.80 1.90
V
OUT
(V)
V
IN
(V)
I
LOAD
= 1mA
I
LOAD
= 10mA
I
LOAD
= 100mA
I
LOAD
= 200mA
I
LOAD
= 300mA
07716-013
Figure 13. Output Voltage vs. Input Voltage (in Dropout)
400
350
300
250
200
150
100
50
0
1.5 1.71.6 1.8 1.9 2.0
07716-014
GROUND CURRENT ( µ A)
V
IN
(V)
I
LOAD
= 1mA
I
LOAD
= 10mA
I
LOAD
= 100mA
I
LOAD
= 200mA
I
LOAD
= 300mA
Figure 14. Ground Current vs. Input Voltage (In Dropout)
–30
–40
–50
–60
–70
–80
–9010 100 1k 10k 100k 1M 10M
07716-015
PSSR (dB)
FRE QUENCY ( Hz )
300mA
200mA
100mA
10mA
1mA
Figure 15. Power Supply Rejection Ratio vs. Frequency, VOUT = 0.8 V
10 100 1k 10k 100k 1M 10M
07716-016
PSSR (dB)
FRE QUENCY ( Hz )
–30
–40
–50
–60
–70
–80
–90
300mA
200mA
100mA
10mA
1mA
Figure 16. Power Supply Rejection Ratio vs. Frequency, VOUT = 1.8 V
Data Sheet ADP170/ADP171
Rev. C | Page 9 of 20
10 100 1k 10k 100k 1M 10M
07716-017
PSSR (dB)
FREQUENCY (Hz)
–
30
–40
–50
–60
–70
–80
–90
300mA
200mA
100mA
10mA
1mA
Figure 17. Power Supply Rejection Ratio vs. Frequency, VOUT = 3.0 V
10 100 1k 10k 100k 1M 10M
07716-118
PSSR (dB)
FREQUENCY (Hz)
–
30
–40
–50
–60
–70
–80
–90
3V, 1mA
1.8V, 1mA
0.8V, 1mA
3V, 300mA
1.8V, 300mA
0.8V, 300mA
Figure 18. Power Supply Rejection Ratio vs. Frequency, Various Output
Voltages and Load Currents
0.01
0.1
1
10
10 100 1k 10k 100k
µV/rt (Hz)
FREQUENCY (Hz)
0.8V
V
IN
= 3.6V
I
LOAD
= 10mA
C
OUT
= 1µF
1.8V
3.0V
07716-019
Figure 19. Output Noise Spectrum
0
10
20
30
40
50
60
70
0.001 0.01 0.1 1 10 100 1000
RMS NOISE (µV)
LOAD CURRENT (mA)
3V
1.8V
0.8V
07716-020
Figure 20. RMS Noise vs. Load Current and Output Voltage
07716-121
CH1 200mA ΩCH2 50.0mV
BW
M40.00µs A CH1 124mA
1
2
T 160.680µs
I
LOAD
V
OUT
V
IN
= 3.6V
V
OUT
= 1.8V
1mA TO 300mA LOAD STEP,
2.5A/µs
Figure 21. Load Transient Response, CIN and COUT = 1 μF
07716-122
CH1 200mA ΩCH2 50.0mV
BW
M40.0µs A CH1 204mA
1
2
T 159.800µs
I
LOAD
V
OUT
V
IN
= 3.6V
V
OUT
= 1.8V
1mA TO 300mA LOAD STEP,
2.5A/µs
Figure 22. Load Transient Response, CIN and COUT = 4.7 μF
ADP170/ADP171 Data Sheet
Rev. C | Page 10 of 20
07716-123
CH1 1.00V CH2 10.0mV M10. 0µs A CH1 2. 94V
1
2
T 39.3 000%
V
IN
V
OUT
V
OUT
= 1. 8V
C
IN
= C
OUT
= 1µF
2.6V TO 3.6V INPUT VO LT AGE STEP,
2V/µs
Figure 23. Line Transient Response, Load Current = 1 mA
07716-124
CH1 1.00V CH2 10.0mV
BW
M10. 0µs A CH1 2.94V
1
2
T 39.300 0µs
V
OUT
V
IN
2.6V TO 3.6V INPUT VOL TAGE STEP
2V/µs
V
OUT
= 1.8V
C
IN
= C
OUT
= 1µF
Figure 24. Line Transient Response, Load Current = 300 mA
Data Sheet ADP170/ADP171
Rev. C | Page 11 of 20
THEORY OF OPERATION
The ADP170/ADP171 are low quiescent current, low-dropout
linear regulators that operate from 1.6 V to 3.6 V and can provide
up to 300 mA of output current. Drawing a low 170 µA of quies-
cent current (typical) at full load makes the ADP170/ADP171
ideal for battery-operated portable equipment. Shutdown current
consumption is typically 100 nA.
Optimized for use with small 1 µF ceramic capacitors, the
ADP170/ADP171 provide excellent transient performance.
SHO RT CIRCUIT,
UVLO AND
THERMAL
PROTECT
0.5V RE FERENCE
ADP170
SHUTDOWN
VIN VOUT
R1
R2
GND
NOTES
1. R1 AND R2 ARE INTE RNAL RESISTORS, AVAILABLE ON
THE ADP170 O NLY.
EN
07716-021
Figure 25. ADP170 Internal Block Diagram
SHO RT CIRCUIT,
UVLO AND
THERMAL
PROTECT
0.5V RE FERENCE
SHUTDOWN
VIN VOUT
GND
EN
ADJ
07716-022
ADP171
Figure 26. ADP171 Internal Block Diagram
Internally, the ADP170/ADP171 consist of a reference, an error
amplifier, a feedback voltage divider, and a PMOS pass transistor.
Output current is delivered via the PMOS pass device, which is
controlled by the error amplifier. The error amplifier compares
the reference voltage with the feedback voltage from the output
and amplifies the difference. If the feedback voltage is lower than
the reference voltage, the gate of the PMOS device is pulled lower,
allowing more current to pass and increasing the output voltage.
If the feedback voltage is higher than the reference voltage, the
gate of the PMOS device is pulled higher, allowing less current
to pass and decreasing the output voltage.
The adjustable ADP171 has an output voltage range of 0.8 V to
3.0 V. The output voltage is set by the ratio of two external resistors,
as shown in Figure 2. The device servos the output to maintain
the voltage at the ADJ pin at 0.5 V referenced to ground. The
current in R1 is then equal to 0.5 V/R2 and the current in R1 is
the current in R2 plus the ADJ pin bias current. The ADJ pin
bias current, 15 nA at 25°C, flows through R1 into the ADJ pin.
The output voltage can be calculated using the equation:
VOUT = 0.5 V(1 + R1/R2) + (ADJI-BIAS)(R1)
The value of R1 should be less than 200 kΩ to minimize errors
in the output voltage caused by the ADJ pin bias current. For
example, when R1 and R2 each equal 200 kΩ, the output voltage
is 1.0 V. The output voltage error introduced by the ADJ pin
bias current is 3 mV or 0.3%, assuming a typical ADJ pin bias
current of 15 nA at 25°C.
Note that in shutdown, the output is turned off and the divider
current is zero.
The ADP170/ADP171 use the EN pin to enable and disable the
VOUT pin under normal operating conditions. When EN is high,
VOUT turns on; when EN is low, VOUT turns off. For automatic
startup, EN can be tied to VIN.
ADP170/ADP171 Data Sheet
Rev. C | Page 12 of 20
APPLICATIONS INFORMATION
CAPACITOR SELECTION
Output Capacitor
The ADP170/ADP171 are designed for operation with small,
space-saving ceramic capacitors but will function with most
commonly used capacitors as long as care is taken with regard
to the effective series resistance (ESR) value. The ESR of the
output capacitor affects the stability of the LDO control loop.
A minimum of 1 μF capacitance with an ESR of 1 Ω or less is
recommended to ensure stability of the ADP170/ADP171. The
transient response to changes in load current is also affected by
output capacitance. Using a larger value of output capacitance
improves the transient response of the ADP170/ADP171 to
large changes in load current. Figure 27 and Figure 28 show the
transient responses for output capacitance values of 1 μF and
4.7 μF, respectively.
07716-125
CH1 200mA ΩCH2 50.0mV
BW
M200ns A CH1 112mA
1
2
T 500.000ns
I
LOAD
V
OUT
V
OUT
= 1.8V
C
IN
= C
OUT
= 1µF
1mA TO 300mA LOAD STEP,
2.5A/µs
Figure 27. Output Transient Response, COUT = 1 μF
07716-126
CH1 200mA ΩCH2 50.0mV
BW
M200ns A CH1 108mA
1
2
T 500.000ns
I
LOAD
V
OUT
V
OUT
= 1.8V
C
IN
= C
OUT
= 4.7µF
1mA TO 300mA LOAD STEP,
2.5A/µs
Figure 28. Output Transient Response, COUT = 4.7 μF
Input Bypass Capacitor
Connecting a 1 μF capacitor from VIN to GND reduces the
circuit sensitivity to the printed circuit board (PCB) layout,
especially when long input traces or high source impedance
are encountered. If greater than 1 μF of output capacitance is
required, the input capacitor should be increased to match it.
Input and Output Capacitor Properties
Any good quality ceramic capacitor can be used with the
ADP170/ADP171, as long as it meets the minimum capacitance
and maximum ESR requirements. Ceramic capacitors are manu-
factured with a variety of dielectrics, each with different behavior
over temperature and applied voltage. Capacitors must have a
dielectric adequate to ensure the minimum capacitance over the
necessary temperature range and dc bias conditions. A X5R or X7R
dielectric with a voltage rating of 6.3 V or 10 V is recommended.
The Y5V and Z5U dielectrics are not recommended, due to their
poor temperature and dc bias characteristics.
Figure 29 depicts the capacitance vs. bias voltage characteristics
of a 0402, 1 μF, 10 V X5R capacitor. The variance of a capacitor
is strongly influenced by the capacitor size and voltage rating. In
general, a capacitor in a larger package or higher voltage rating
will exhibit less capacitance variance over bias voltage. The
temperature variation of the X5R dielectric is about ±15% over
the −40°C to +85°C temperature range and is not a function of
package or voltage rating.
1.2
1.0
0.8
0.6
0.4
0.2
00246810
07716-025
CAPACITANCE (µF)
BIAS VOLTAGE (V)
Figure 29. Capacitance vs. Bias Voltage Characteristics
Use Equation 1 to determine the worst-case capacitance
accounting for capacitor variation over temperature,
component tolerance, and voltage.
CEFF = CBIAS × (1 − TEMPCO) × (1 − TOL) (1)
where:
CBIAS is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
Data Sheet ADP170/ADP171
Rev. C | Page 13 of 20
In this example, the worst-case temperature coefficient
(TEMPCO) over −40°C to +85°C is assumed to be 15% for an
X5R dielectric. The tolerance of the capacitor (TOL) is assumed
to be 10%, and CBIAS is 0.94 μF at 1.8 V, as shown in Figure 29.
Substituting these values in Equation 1 yields
CEFF = 0.94 μF × (1 − 0.15) × (1 − 0.1) = 0.719 μF
Therefore, the capacitor chosen in this example meets the
minimum capacitance requirement of the LDO over temper-
ature and tolerance at the chosen output voltage.
To guarantee the performance of the ADP170/ADP171, it is
imperative that the effects of dc bias, temperature, and toler-
ances on the behavior of the capacitors are evaluated for each
application.
UNDERVOLTAGE LOCKOUT
The ADP170/ADP171 have an internal undervoltage lockout
circuit that disables all inputs and the output when the input
voltage is less than approximately 1.2 V. This ensures that the
ADP170/ADP171 inputs and the output behave in a predictable
manner during power-up.
ENABLE FEATURE
The ADP170/ADP171 use the EN pin to enable and disable the
VOUT pin under normal operating conditions. As shown in
Figure 30, when a rising voltage on EN crosses the active
threshold, VOUT turns on. When a falling voltage on EN
crosses the inactive threshold, VOUT turns off.
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6
VEN
VOUT
07716-230
Figure 30. ADP170/ADP171 Typical EN Pin Operation
As shown in Figure 30, the EN pin has hysteresis built in. This
prevents on/off oscillations that can occur due to noise on the
EN pin as it passes through the threshold points.
The EN pin active/inactive thresholds are derived from the VIN
voltage. Therefore, these thresholds vary with changing input
voltage. Figure 31 shows typical EN active/inactive thresholds
when the input voltage varies from 1.6 V to 3.6 V.
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.50
1.65
1.80
1.95
2.10
2.25
2.40
2.55
2.70
2.85
3.00
3.15
3.30
3.45
3.60
TYPICAL EN TRESHO L DS (V)
V
IN
(V)
EN ACT I VE
EN INACTIV E
07716-129
Figure 31. Typical EN Pin Thresholds vs. Input Voltage
The ADP170/ADP171 utilize an internal soft start to limit the
inrush current when the output is enabled. The start-up time
for the 1.8 V option is approximately 120 μs from the time the
EN active threshold is crossed to when the output reaches 90%
of its final value. As shown in Figure 32, the start-up time is
dependent on the output voltage setting.
07716-130
CH1 1. 00V CH2 1.00V
BW
M20.0µs A CH1 2.72V
1
2
T 79.800 0µs
V
OUT
= 0. 8V
V
OUT
= 1.8V
V
OUT
= 3. 0V
EN
Figure 32. Typical Start-Up Time
ADP170/ADP171 Data Sheet
Rev. C | Page 14 of 20
CURRENT LIMIT AND THERMAL OVERLOAD
PROTECTION
The ADP170/ADP171 are protected against damage due to
excessive power dissipation by current and thermal overload
protection circuits. The ADP170/ADP171 are designed to limit
the current when the output load reaches 450 mA (typical).
When the output load exceeds 450 mA, the output voltage is
reduced to maintain a constant current limit.
Thermal overload protection is included, which limits the junction
temperature to a maximum of 150°C (typical). Under extreme
conditions (that is, high ambient temperature and power dissip-
ation), when the junction temperature starts to rise above 150°C,
the output is turned off, reducing the output current to 0. When
the junction temperature drops below 135°C, the output is turned
on again and output current is restored to its nominal value.
Consider the case where a hard short from VOUT to GND occurs.
At first, the ADP170/ADP171 will limit the current so that only
450 mA is conducted into the short. If self-heating of the junction
is great enough to cause its temperature to rise above 150°C,
thermal shutdown will activate, turning off the output and
reducing the output current to 0. As the junction temperature
cools and drops below 135°C, the output turns on and conducts
450 mA into the short, again causing the junction temperature
to rise above 150°C. This thermal oscillation between 135°C
and 150°C causes a current oscillation between 450 mA and 0 mA,
which continues as long as the short remains at the output.
Current and thermal limit protections are intended to protect
the device against accidental overload conditions.
THERMAL CONSIDERATIONS
To guarantee reliable operation, the junction temperature of the
ADP170/ADP171 must not exceed 125°C. To ensure the junction
temperature stays below this maximum value, the user needs to
be aware of the parameters that contribute to junction temperature
changes. These parameters include ambient temperature, power
dissipation in the power device, and thermal resistances between
the junction and ambient air (θJA). The θJA number is dependent
on the package assembly compounds used and the amount of
copper to which the GND pin of the package is soldered on the
PCB. Table 6 shows typical θJA values of the 5-lead TSOT package
for various PCB copper sizes.
Table 6. Typical θJA Values
Copper Size (mm2) θJA (°C/W)
0
1
170
50 152
100 146
300 134
500 131
1 Device soldered to minimum size pin traces.
The junction temperature of the ADP170/ADP171 can be
calculated from the following equation:
TJ = TA + (PD × θJA) (2)
where:
TA is the ambient temperature.
PD is the power dissipation in the die, given by
PD = [(VIN − VOUT) × ILOAD] + (VIN × IGND) (3)
where:
ILOAD is the load current.
IGND is the ground current.
VIN and VOUT are input and output voltages, respectively.
Power dissipation due to ground current is quite small and can
be ignored. Therefore, the junction temperature equation
simplifies to the following:
TJ = TA + {[(VIN − VOUT) × ILOAD] × θJA} (4)
As shown in Equation 4, for a given ambient temperature, input
to output voltage differential, and continuous load current,
there exists a minimum copper size requirement for the PCB to
ensure that the junction temperature does not rise above 125°C.
Figure 33 to Figure 38 show junction temperature calculations
for different ambient temperatures, load currents, VIN to VOUT
differentials, and areas of PCB copper.
140
120
100
80
60
40
20
0
0.5 1.0 1.5 2.0 2.5 3.0
07716-028
JUNCTION TEMP E RATURE (°C)
V
OUT
– V
IN
(V)
I
LOAD
= 1mA I
LOAD
= 10mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
Figure 33. 500 mm2 of PCB Copper, TA = 25°C
140
120
100
80
60
40
20
0
07716-029
JUNCTION TEMP E RATURE (°C)
V
OUT
– V
IN
(V)
I
LOAD
= 1mA I
LOAD
= 10mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
0.5 1.0 1.5 2.0 2.5 3.0
Figure 34. 100 mm2 of PCB Copper, TA = 25°C
Data Sheet ADP170/ADP171
Rev. C | Page 15 of 20
140
120
100
80
60
40
20
0
07716-030
JUNCTION TEMP E RATURE (°C)
V
IN
– V
OUT
(V)
I
LOAD
= 1mA I
LOAD
= 10mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
0.5 1.0 1.5 2.0 2.5 3.0
Figure 35. 0 mm2 of PCB Copper, TA = 25°C
140
120
100
80
60
40
20
0
07716-031
JUNCTION TEMP E RATURE (°C)
V
OUT
– V
IN
(V)
I
LOAD
= 1mA I
LOAD
= 10mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
0.5 1.0 1.5 2.0 2.5 3.0
Figure 36. 500 mm2 of PCB Copper, TA = 50°C
140
120
100
80
60
40
20
0
07716-032
JUNCTION TEMP E RATURE (°C)
V
OUT
– V
IN
(V)
I
LOAD
= 1mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
I
LOAD
= 10mA
0.5 1.0 1.5 2.0 2.5 3.0
Figure 37. 100 mm2 of PCB Copper, TA = 50°C
140
120
100
80
60
40
20
0
07716-033
JUNCTION TEMP E RATURE (°C)
V
OUT
– V
IN
(V)
I
LOAD
= 1mA
I
LOAD
= 25mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 300mA
T
J
MAX
I
LOAD
= 10mA
0.5 1.0 1.5 2.0 2.5 3.0
Figure 38. 0 mm2 of PCB Copper, TA = 50°C
In cases where board temperature is known, use the thermal
characterization parameter, ΨJB, to estimate the junction tem-
perature rise (see Figure 39). Maximum junction temperature
(TJ) is calculated from the board temperature (TB) and power
dissipation (PD) using the following formula:
TJ = TB + (PD × ΨJB) (5)
The typical value of ΨJB is 42.8°C/W for the 5-lead TSOT package.
140
120
100
80
60
40
20
0
07716-034
JUNCTION TEMP E RATURE (°C)
V
IN
– V
OUT
(V)
I
LOAD
= 1mA
I
LOAD
= 10mA
I
LOAD
= 50mA
I
LOAD
= 100mA
I
LOAD
= 150mA
I
LOAD
= 250mA
I
LOAD
= 300mA
T
J
MAX
0.4 0.8 1.2 1.6 2.0 2.4 2.8
Figure 39. TSOT, TA = 85°C
ADP170/ADP171 Data Sheet
Rev. C | Page 16 of 20
PRINTED CIRCUIT BOARD LAYOUT
CONSIDERATIONS
Heat dissipation from the package can be improved by
increasing the amount of copper attached to the pins of the
ADP170/ADP171. However, as can be seen from Table 6, a
point of diminishing returns is eventually reached, beyond
which an increase in the copper size does not yield significant
heat dissipation benefits.
Place the input capacitor as close as possible to the VIN and
GND pins. Place the output capacitor as close as possible to the
VOUT and GND pins. Use of 0402 or 0603 size capacitors and
resistors achieves the smallest possible footprint solution on
boards where area is limited.
J1
ANALOG DEVICES
ADP170-x.x-EVALZ
VINVOUT
GND
EN
GND
C1 C2
GND
GND
U1
07716-035
Figure 40. Example ADP170 PCB Layout
J1
ANALOG DEVICES
ADP171-x.x-EVALZ
VIN VOUT
GND
EN
GND
C1 C2
GND
GND
U1
R 2
R 1
07716-036
Figure 41. Example ADP171 PCB Layout
Data Sheet ADP170/ADP171
Rev. C | Page 17 of 20
OUTLINE DIMENSIONS
100708-A
*COM P LIANT TO JEDEC S TANDARDS MO-193- AB WITH
THE E X CE P TION OF PACKAG E HE IGHT AND T HICKNESS .
1.60 BSC 2.80 BS C
1.90
BSC
0.95 BSC
0.20
0.08
0.60
0.45
0.30
8°
4°
0°
0.50
0.30
0.10 MAX
*1.00 MAX
*0.90 MAX
0.70 MIN
2.90 BS C
5 4
1 2 3
SEATING
PLANE
Figure 42. 5-Lead Thin Small Outline Transistor Package [TSOT]
(UJ-5)
Dimensions show in millimeters
ORDERING GUIDE
Model1 Temperature Range Output Voltage (V)2 Package Description
Package
Option Branding
ADP170AUJZ-1.2-R7 –40°C to +125°C 1.2 5-Lead TSOT UJ-5 L8E
ADP170AUJZ-1.25-R7 –40°C to +125°C 1.25 5-Lead TSOT UJ-5 LQD
ADP170AUJZ-1.5-R7
–40°C to +125°C
1.5
5-Lead TSOT
UJ-5
L8F
ADP170AUJZ-1.8-R7 –40°C to +125°C 1.8 5-Lead TSOT UJ-5 L8G
ADP170AUJZ-2.5-R7 –40°C to +125°C 2.5 5-Lead TSOT UJ-5 L8H
ADP170AUJZ-2.8-R7 –40°C to +125°C 2.8 5-Lead TSOT UJ-5 L8P
ADP171AUJZ-R7 –40°C to +125°C 0.8 to 3.0 (Adjustable) 5-Lead TSOT UJ-5 L9A
ADP170-1.8-EVALZ
Evaluation Board
ADP171-EVALZ
Evaluation Board
1 Z = RoHS Compliant Part.
2 For additional voltage options, contact your local Analog Devices, Inc., sales or distribution representative.
ADP170/ADP171 Data Sheet
Rev. C | Page 18 of 20
NOTES
Data Sheet ADP170/ADP171
Rev. C | Page 19 of 20
NOTES
ADP170/ADP171 Data Sheet
Rev. C | Page 20 of 20
NOTES
©2009–2014 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07716-0-1/14(C)