Cypress Semiconductor Corporation • 198 Champion Court • San Jose,CA 95134-1709 • 408-943-2600
Document Number: 002-08515 Rev. *C Revised June 28, 2017
MB3793-42
Power-Voltage Monitoring IC with
Watchdog Timer
Description
The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer.
A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset
signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide
a fail-safe function for various application systems.
The model number and package code are as shown below.
Features
■Precise detection of power voltage fall: ±2.5%
■Detection voltage with hysteresis
■Low power dispersion: ICC = 27 μA (reference)
■Internal dual-input watchdog timer
■Watchdog timer halt function (by inhibition terminal)
■Independently-set watchdog and reset times
■Mask option for detection voltage (4.9 to 2.4 V, 0.1-V steps)
■Two types of packages (SOP-8pin: 2 types)
Application
■Arcade Amusement etc.
Model No. Marking Code Detection Voltage
MB3793-42 3793-A 4.2 V
Document Number: 002-08515 Rev. *C Page 2 of 24
MB3793-42
Contents
Description ...............................................................1
Features ...................................................................1
Application ...............................................................1
1. PIN ASSIGNMENT ..............................................3
2. PIN DESCRIPTION ..............................................3
3. BLOCK DIAGRAM ..............................................4
4. BLOCK FUNCTIONS ...........................................5
5. ABSOLUTE MAXIMUM RATINGS ......................6
6. RECOMMENDED OPERATING CONDITIONS ..6
7. ELECTRICAL CHARACTERISTICS ...................7
7.1 DC Characteristics .......................................7
7.2 AC Characteristics .......................................8
8. TIMING DIAGRAM ...............................................9
8.1 Basic operation (Positive clock pulse) ........9
8.2 Basic operation (Negative clock pulse) ......10
8.3 Single-clock input monitoring (Positive clock
pulse) ................................................................11
8.4 Inhibition operation (Positive clock pulse) ..12
8.5 Clock pulse input (Positive clock pulse) .....13
8.6 Inhibition input rising and falling time .........13
9. OPERATION SEQUENCE .................................14
10. TYPICAL CHARACTERISTICS ......................15
11. STANDARD CONNECTION ............................18
12. APPLICATION EXAMPLE ..............................19
12.1 Monitoring Single Clock ...........................19
12.2 Watchdog Timer Stopping .......................19
13. NOTES ON USE ..............................................20
14. ORDERING INFORMATION ...........................20
15. ROHS COMPLIANCE INFORMATION ...........20
16. PACKAGE DIMENSIONS ...............................21
17. MAJOR CHANGES .........................................23
Document History .................................................23
Sales, Solutions, and Legal Information .............24
Document Number: 002-08515 Rev. *C Page 3 of 24
MB3793-42
1. Pin Assignment
2. Pin Description
Pin No. Symbol Description Pin No. Symbol Description
1 RESET Outputs reset 5 VCC Power supply
2 CTW Sets monitoring time 6 INH Inhibits watchdog timer function
3 CTP Sets power-on reset hold time 7 CK2 Inputs clock 2
4 GND Ground 8 CK1 Inputs clock 1
(SOE008)
CTW
CTP
GND VCC
INH
CK2
CK1
(TOP VIEW)
1
2
3
4
8
7
6
5
(SOB008)
RESET
Document Number: 002-08515 Rev. *C Page 4 of 24
MB3793-42
3. Block Diagram
CTP
RESET
INH
CTW
CK1
CK2
V
CC
GND
Comp. O
I
1
≅ 3 μAI
2
≅ 30 μA
R
1
≅
590 kΩ
Q
RSFF2
Q
S
R
Q
RSFF1
Q
S
R
Comp. S
−
+
V
S
V
REF
≅ 1.24 V R
2
≅
240 kΩ
+
−
3
1
6
2
8
74
5
To VCC of all blocks
Output
buffer
Pulse generator 1
Pulse generator 2
To GND of all blocks
Watchdog
timer
Reference
voltage
generator
Document Number: 002-08515 Rev. *C Page 5 of 24
MB3793-42
4. Block Functions
1. Comp. S
Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (VS) that is the result of dividing the power
voltage (VCC) by resistors R1 and R2. When VS falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect
an abnormality within 1 μs when the power is cut or falls abruptly.
2. Comp. O
Comp. O is a comparator to control the reset signal (RESET) output and compares the threshold voltage with the voltage at the CTP
terminal for setting the power-on reset hold time. When the voltage at the CTP terminal exceeds the threshold voltage, resetting is
canceled.
3. Reset Output Buffer
Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.
4. Pulse Generator
The pulse generator generates pulses when the voltage at the CK1 and CK2 input clock terminals changes to High from Low level
(positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.
5. Watchdog Timer
The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock terminals to monitor a single clock pulse.
6. Inhibition Terminal
The inhibition (INH) terminal forces the watchdog timer on/off. When this terminal is High level, the watchdog timer is stopped.
7. Flip-flop Circuit
The flip-flop circuit RSFF1 controls charging and discharging of the power-on reset hold time setting capacity (CTP). The flip-flop circuit
RSFF2 switches the charging accelerator for charging CTP during resetting on/off. This circuit only functions during resetting and does
not function at power-on reset.
Document Number: 002-08515 Rev. *C Page 6 of 24
MB3793-42
5. Absolute Maximum Ratings
*: The power voltage is based on the ground voltage (0 V).
WARNING:
1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or
temperature) in excess of absolute maximum ratings.Do not exceed any of these ratings.
6. Recommended Operating Conditions
WARNING:
1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of
the device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device
failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are
considering application under any conditions other than listed herein, please contact sales representatives beforehand.
Parameter Symbol
Rating
Unit
Min Max
Power voltage* VCC -0.3 +7 V
Input voltage*
CK1 VCK1
-0.3 +7 VCK2 VCK2
INH VINH
Reset output voltage
(direct current) RESET IOL
IOH
-10 +10 mA
Power dissipation (Ta ≤ +85°C) PD—200mW
Storage temperature Tstg -55 +125 °C
Parameter Symbol
Value
Unit
Min Typ Max
Power supply voltage VCC 1.2 5.0 6.0 V
Reset (RESET) output current IOL
IOH
-5 — +5 mA
Power-on reset hold time setting capacity CTP 0.001 0.1 10 μF
Watchdog timer monitoring time setting capacity CTW 0.001 0.1 1 μF
Watchdog timer monitoring time tWD 0.1 — 1500 ms
Operating ambient temperature Ta -40 +25 +85 °C
Document Number: 002-08515 Rev. *C Page 7 of 24
MB3793-42
7. Electrical Characteristics
7.1 DC Characteristics
*1: At clock input terminals CK1 and CK2, the pulse input frequency is 1 kHz and the pulse amplitude is 0 V to VCC.
*2: Inhibition input is at High level.
(VCC = +5 V, Ta = +25°C)
Parameter Symbol Conditions
Value
Unit
Min Typ Max
Power current
ICC1 Watchdog timer operation*1—2750
μA
ICC2 Watchdog timer halt*2—2545
Detection voltage
VSL VCC falling
Ta = +25°C 4.10 4.20 4.30
V
Ta = -40 to +85°C 4.05 4.20 4.35
VSH VCC rising
Ta = +25°C 4.20 4.30 4.40
V
Ta = -40 to +85°C 4.15 4.30 4.45
Detection voltage
hysteresis difference VSHYS VSH - VSL 50 100 150 mV
CK input threshold voltage
VCIH — (1.4) 1.9 (2.5) V
VCIL — (0.8) 1.3 (1.8) V
CK input hysteresis VCHYS — (0.4) 0.6 (0.8) V
INH input voltage
VIIH —3.5—V
CC V
VIIL —000.8V
Input current
(CK1,CK2,INH)
IIH VCK = VCC —01.0μA
IIL VCK = 0 V -1.0 0 — μA
Reset output voltage
VOH IRESET = -5 mA 4.5 4.75 — V
VOL IRESET = +5 mA — 0.12 0.4 V
Reset-output minimum power
voltage VCCL IRESET = +50 μA—0.81.2V
Document Number: 002-08515 Rev. *C Page 8 of 24
MB3793-42
7.2 AC Characteristics
*: The voltage range is 10% to 90% at testing the reset output transition time.
(VCC = +5 V, Ta = +25°C)
Parameter Symbol Conditions Value Unit
Min Typ Max
Power-on reset hold time tPR CTP = 0.1 μF 80 130 180 ms
Watchdog timer monitoring time tWD
CTW = 0.01 μF
CTP = 0.1 μF7.5 15 22.5 ms
Watchdog timer reset time tWR CTP = 0.1μF51015ms
CK input pulse duration tCKW — 500 — — ns
CK input pulse cycle tCKT —20——μs
Reset (RESET) output transition time Rising tr* CL = 50 pF — — 500 ns
Falling tf* CL = 50 pF — — 500 ns
Document Number: 002-08515 Rev. *C Page 9 of 24
MB3793-42
8. Timing Diagram
8.1 Basic Operation (Positive Clock Pulse)
CTP
RESET
INH
CTW
CK1
CK2
VSH
VCC
VSL
VCCL
Vth
VH
VL
(1) (2) (3) (4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
tPR tWD tPR
tWR
tCKW
Document Number: 002-08515 Rev. *C Page 10 of 24
MB3793-42
8.2 Basic Operation (Negative Clock Pulse)
CTP
RESET
INH
CTW
CK1
CK2
V
SH
V
CC
V
SL
V
CCL
V
th
V
H
V
L
t
PR
t
WD
t
PR
t
WR
t
CKW
(1) (2) (3) (4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
Document Number: 002-08515 Rev. *C Page 11 of 24
MB3793-42
8.3 Single-clock Input Monitoring (Positive Clock Pulse)
CTP
RESET
CTW
CK1
Vth
VH
VL
CK2
tWR
tCKW
tCKT
tWD
Note: The MB3793 can monitor only one clock.
The MB3793 checks the clock signal at every other input pulse. Therefore, set watchdog timer
monitor time tWD to the time that allows the MB3793 to monitor the period twice as long as the input
clock pulse.
Document Number: 002-08515 Rev. *C Page 12 of 24
MB3793-42
8.4 Inhibition Operation (Positive Clock Pulse)
CTP
RESET
INH
CTW
CK1
CK2
V
SH
V
CC
V
SL
V
CCL
V
th
V
H
V
L
t
PR
t
WD
t
PR
t
WR
t
CKW
(1) (2) (3) (4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
Document Number: 002-08515 Rev. *C Page 13 of 24
MB3793-42
8.5 Clock Pulse Input (Positive Clock Pulse)
8.6 Inhibition Input Rising and Falling Time
CTW
CK1
CK2
VH
VL
*1
*2
Note: The MB3793 watchdog timer monitors Clock 1 (CK1) and Clock 2 (CK2) pulses alternately.
When a CK2 pulse is detected after detecting a CK1 pulse, the monitoring time setting
capacity (CTW) switches to charging from discharging.
When two consecutive pulses occur on one side of this alternation before switching, the
second pulse is ignored. In the above figure, pulses *1 and *2 are ignored.
INH
90 %
10 %
90 %
10 %
VCC
0 V
tfitri
Document Number: 002-08515 Rev. *C Page 14 of 24
MB3793-42
9. Operation Sequence
The operation sequence is explained by using “8. Timing Diagram 8.1. Basic Operation (Positive Clock Pulse)”.
The following item numbers correspond to the numbers in “8.Timing Diagram 8.1. Basic Operation (Positive Clock Pulse)”.
1. When the power voltage (VCC) reaches about 0.8 V (VCCL), a reset signal is output.
2. When VCC exceeds the rising-edge detection voltage (VSH), charging of power-on reset hold time setting capacitance (CTP) is
started. VSH is about 4.3 V.
3. When the voltage at the CTP terminal setting the power-on reset hold time exceeds the threshold voltage (Vth), resetting is canceled
and the voltage at the RESET terminal changes to High level to start charging of the watchdog timer monitoring time setting
capacitance (CTW). Vth is about 3.6 V.
The power-on reset hold time (tPR) can be calculated by the following equation.
tPR (ms) ≈ A × CTP (μF)
Where, A is about 1300.
4. When the voltage at the CTW terminal setting the monitoring time reaches High level (VH), CTW switches to discharging from
charging. VH is about 1.24 V (reference value).
5. When clock pulses are input to the CK2 terminal during CTW discharging after clock pulses are input to the CK1 terminal—
positive-edge trigger, CTW switches to charging.
6. If clock pulse input does not occur at either the CK1 or CK2 clock terminals during the watchdog timer monitoring time (tWD), the
CTW voltage falls below Low level (VL), a reset signal is output, and the voltage at the RESET terminal changes to Low level. VL
is about 0.24 V.
tWD can be calculated from the following equation.
tWD (ms) ≈ B × CTW (μF) + C × CTP (μF)
Where, B is about 1500. C is about 3; it is much smaller than B.
Hence, when CTP / CTW ≤ 10, the calculation can be simplified as follows:
tWD (ms) ≈ B × CTW (μF)
7. When the voltage of the CTP terminal exceeds Vth again as a result of recharging CTP, resetting is canceled and the watchdog
timer restarts monitoring.
The watchdog timer reset time (tWR) can be calculated by the following equation.
tWR (ms) ≈ D × CTP (μF)
Where, D is about 100.
8. When VCC falls below the rising-edge detection voltage (VSL), the voltage of the CTP terminal falls and a reset signal is output,
and the voltage at the RESET terminal changes to Low level. VSL is about 4.2 V.
9. When VCC exceeds VSH, CTP begins charging.
10.When the voltage of the CTP terminal exceeds Vth, resetting is canceled and the watchdog timer restarts.
11.When an inhibition signal is input (INH terminal is High level), the watchdog timer is halted forcibly.
In this case, VCC monitoring is continued without the watchdog timer.
The watchdog timer does not function unless this inhibition input is canceled.
12.When the inhibition input is canceled (INH terminal is Low level), the watchdog timer restarts.
13.When the VCC voltage falls below VSL after power-off, a reset signal is output.
14.When the power voltage (VCC) falls below about 0.8 V (VCCL) , a reset signal is released.
Similar operation is also performed for negative clock-pulse input (“8. Timing Diagram 8.2. Basic operation (Negative clock pulse)”).
Short-circuit the clock terminals CK1 and CK2 to monitor a single clock. The basic operation is the same but the clock pulses are
monitored at every other pulse (8. Timing Diagram 8.3. Single-clock input monitoring).
Document Number: 002-08515 Rev. *C Page 15 of 24
MB3793-42
10. Typical Characteristics
40
35
30
25
20
15
10
MB3793-42
CTW CTP
VINH VCC
0.01 μF0.1 μF
0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10
(VINH = 0 V)
(VCC < VSH)
Ta = +25 °C
Ta = +85 °C
Ta = −40 °C
0
012345678910
100
200
300
400
500 VRESET IRESET
Ta RON
98 mV
+5 mA
−40 °C19.6 Ω
135 mV
+25 °C27 Ω
167 mV
+85 °C33.4 Ω
4.0
−20−40 0 +20 +40 +60 +80 +100
4.1
4.2
4.3
4.4
4.5
V
SH
V
SL
Ta = +25 °C
Ta = +85 °C
Ta = −40 °C
4.00−1−2−3−4−5−6−7−8−9−10
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
4.9
5.0
VRESET IRESET
Ta RON
4.800 V
−5 mA
−40 °C40 Ω
4.750 V
+25 °C50 Ω
4.707 V
+85 °C58.6 Ω
Power Current - Power Voltage
Power current
ICC (μA)
Power voltage VCC (V)
Watchdog timer monitoring
Watchdog timer stopping
(VINH = VCC)
Reset Inhibited
Detection voltage
VSH and VSL (V)
Operating ambient temperature Ta (°C)
Reset output current I RESET (mA)
Reset output voltage
V RESET (V)
Reset Output Voltage - Reset Output Current
(P-MOS side)
Reset Output Voltage - Reset Output Current
(N-MOS side)
Reset output voltage
V RESET (mV)
Reset output current I RESET(mA)
f = 1 kHz
Duty =
10%
VL = 0 V
Detection Voltage - Operating ambient Temperature
Document Number: 002-08515 Rev. *C Page 16 of 24
MB3793-42
7
6
5
4
3
2
1
0
012 34 56 7
Ta = +85 °C
Ta = +25 °C
Ta = −40 °C
−40 −20 0 +20 +40 +60 +80 +100
0
20
40
60
80
100
120
140
160
180
200
220
240
260
−40 −20 0 +20 +40 +60 +80 +100
0
2
4
6
8
10
12
14
16
18
20
22
24
26
−40 −20 0 +20 +40 +60 +80 +100
0
2
4
6
8
10
12
14
16
18
20
22
24
26
Reset Output Voltage - Power Voltage
Power voltage VCC (V)
Reset output voltage
VRESET (V)
Pull-up resistance: 100 kΩ
Reset-on Reset Time - Operating
ambient temperature (when VCC rising)
Operating ambient temperature Ta (°C)
Power-on reset time
tPR (ms)
Watchdog Timer Monitoring Reset Time - Operating
ambient temperature (when monitoring)
Watchdog Timer Monitoring Time -
Operating ambient temperature
Operating ambient temperature Ta (°C) Operating ambient temperature Ta (°C)
Watchdog timer monitoring reset time
tWR (ms)
Watchdog timer monitoring time
tWD (ms)
−40 −20 0 +20 +40 +60 +80 +100
0
2
4
6
8
10
12
14
16
18
20
22
24
26
Document Number: 002-08515 Rev. *C Page 17 of 24
MB3793-42
104
103
102
101
1
10 −1
10−410−310−210−1110
1102
Ta = −40 °C
Ta = +25 °C
Ta = +85 °C
103
102
101
1
10−1
10−410−310−210−1110
1102
10−2
Ta = −40 °C
Ta = +25 °C
Ta = +85 °C
103
102
101
1
10−1
10−410−310−210−1110
1
10−5
Ta = −40 °C
Ta = +25 °C
Ta = +85 °C
104
103
102
101
1
10−1
10−410−310−210−1110
1
10−5
CTP = 0.01 μF
CTP = 0.1 μF
CTP = 1 μF
Power-on Reset Hold Time - CTP Capacitance Reset Time - CTP Capacitance
Power-on reset hold time
tPR (ms)
Power-on reset time setting capacitance
CTP (μF)
Power-on reset time setting capacitance
CTP (μF)
Watchdog Timer Monitoring Time - CTW Capacitance
(under Ta condition)
Watchdog Timer Monitoring Time -
CTW Capacitance
Watchdog timer monitoring time
tWD (ms)
Watchdog timer monitoring time setting capacitance
CTW (μF)
Watchdog timer monitoring time setting capacitance
CTW (μF)
Watchdog timer monitoring time
tWD (ms) Reset Time
tWR (ms)
104
103
102
101
1
10−1
10−410−310−210−1110
1
10−5
CTP = 0.01 μF
CTP = 0.1 μF
CTP = 1 μF
Document Number: 002-08515 Rev. *C Page 18 of 24
MB3793-42
11. Standard Connection
Equation of time-setting capacitances (CTP and CTW) and set time
tPR (ms) ≈ A × CTP (μF)
tWD (ms) ≈ B × CTW (μF) + C × CTP (μF)
However, when CTP/CTW ≤ 10,
tWD (ms) ≈ B × CTW (μF)
tWR (ms) ≈ D × CTP (μF)
Value of A, B, C and D
(Example) When CTP = 0.1 μF and CTW = 0.01 μF,
tPR ≈ 130 [ms]
tWD ≈ 15 [ms]
tWR ≈ 10 [ms]
A B C D Remark
1300 1500 3100
V
CC
V
CC
C
TW
C
TP
CTW
CTP
CK1
CK2
INH GND
RESET
RESET V
CC
CK
GND
RESET V
CC
CK
GND
MB3793
3
5
1
6 4
2
8
7
Micro-
processor 1
Micro-
processor 2
Document Number: 002-08515 Rev. *C Page 19 of 24
MB3793-42
12. Application Example
12.1 Monitoring Single Clock
12.2 Watchdog Timer Stopping
V
CC
V
CC
C
TW
C
TP
CTW
CTP
CK1
CK2INH GND
RESET
RESET V
CC
CK
GND
MB3793
5
1
8
7
4
6
3
2
Micro-
processor
V
CC
V
CC
C
TW
C
TP
CTW
CTP
CK1
CK2GND
RESET
RESET V
CC
CK
GND
RESET V
CC
CK
GND
MB3793
5
1
8
7
4
6
3
2
INH
HALT HALT
Micro-
processor1
Micro-
processor2
Document Number: 002-08515 Rev. *C Page 20 of 24
MB3793-42
13. Notes on Use
■Take account of common impedance when designing the earth line on a printed wiring board.
■Take measures against static electricity.
❐For semiconductors, use antistatic or conductive containers.
❐When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
❐The work table, tools and measuring instruments must be grounded.
❐The worker must put on a grounding device containing 250 kΩ to 1 MΩ resistors in series.
■Do not apply a negative voltage
❐Applying a negative voltage of −0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.
14. Ordering Information
15. RoHS Compliance Information
The LSI products of Cypress with “E1” are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury,
Hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE) .
The product that conforms to this standard is added “E1” at the end of the part number.
Part Number Package Remarks
MB3793-42PF-❏❏❏E1 8-pin plastic SOP
(SOE008) –
MB3793-42PNF-❏❏❏E1 8-pin plastic SOP
(SOB008) –
Document Number: 002-08515 Rev. *C Page 21 of 24
MB3793-42
16. Package Dimensions
$//',0(16,216$5(,10,//,0(7(5
',0(16,21,1*$1'72/(5$1&,1*3(5$60(<0
',0(16,21,1*',1&/8'(02/')/$6+',0(16,21,1*('2(6127,1&/8'(
,17(5/($')/$6+253527586,21,17(5/($')/$6+253527586,216
6+$//127(;&(('PP3(56,'('DQG(',0(16,21$5('(7(50,1('
$7'$780+
7+(3$&.$*(7230$<%(60$//(57+$17+(3$&.$*(%27720
',0(16,21,1*'DQG($5('(7(50,1('$77+(287(50267
(;75(0(62)7+(3/$67,&%2'<(;&/86,9(2)02/')/$6+
7+(%$5%8556*$7(%8556$1',17(5/($')/$6+%87,1&/8',1*
$1<0,60$7&+%(7:((17+(723$1'%277202)7+(3/$67,&%2'<
'$7806$%72%('(7(50,1('$7'$780+
1,67+(0$;,080180%(52)7(50,1$/326,7,216)257+(63(&,),('
3$&.$*(/(1*7+
7+(',0(16,21$33/<727+()/$76(&7,212)7+(/($'%(7:((1PP
72PP)5207+(/($'7,3
',0(16,21E'2(6127,1&/8'(7+('$0%$53527586,21$//2:$%/(
'$0%$53527586,216+$//%(PP727$/,1(;&(662)7+(E',0(16,21
$70$;,0800$7(5,$/&21',7,21
7+('$0%$50$<127%(/2&$7('217+(/2:(55$',862)7+()227
7+,6&+$0)(5)($785(,6237,21$//),7,612735(6(177+(1$3,1
,'(17,),(50867%(/2&$7(':,7+,17+(,1'(;$5($,1',&$7('
$,6'(),1('$67+(9(57,&$/',67$1&()5207+(6($7,1*3/$1(72
7+(/2:(6732,17217+(3$&.$*(%2'<(;&/8',1*7+(/,'$1'25
7+(50$/(1+$1&(0(1721&$9,7<'2:13$&.$*(&21),*85$7,216
127(6
L11.25 REF
L
c
0.45
0.13
0.60 0.75
0.20
NOM.MIN.
7.80 BSC
E
0°
D
A
1A
6.35 BSC
0.05
SYMBOL
MAX.
8°
2.25
0.20
ș
E15.30 BSC
b0.39 0.47 0.55
e1.27 BSC
DIMENSION
L20.25 BSC
11. JEDEC SPECIFICATION NO. REF : N/A
D
4
5
E1 E
0.40 CA-B D
A
A1
10
DETAIL A
e0.10 C
SEATING
PLANE
b0.13 CA-B D8
SIDE VIEW
TOP VIEW
b
SECTION A-A'
c
L1
L
GAUGE
PLANE
DETAIL A
L2
șA
A'
0.25 H D
;
0.25 H D
㻭㻰
㻯
4
5
INDEX AREA
;
㻮
BOTTOM VIEW
Package Code: SOE008
002-15857 Rev. **
Document Number: 002-08515 Rev. *C Page 22 of 24
MB3793-42
$//',0(16,216$5(,10,//,0(7(5
',0(16,21,1*$1'72/(5$1&,1*3(5$60(<0
',0(16,21,1*',1&/8'(02/')/$6+',0(16,21,1*('2(6127,1&/8'(
,17(5/($')/$6+253527586,21,17(5/($')/$6+253527586,216
6+$//127(;&(('PP3(56,'('DQG(',0(16,21$5('(7(50,1('
$7'$780+
7+(3$&.$*(7230$<%(60$//(57+$17+(3$&.$*(%27720
',0(16,21,1*'DQG($5('(7(50,1('$77+(287(50267
(;75(0(62)7+(3/$67,&%2'<(;&/86,9(2)02/')/$6+
7+(%$5%8556*$7(%8556$1',17(5/($')/$6+%87,1&/8',1*
$1<0,60$7&+%(7:((17+(723$1'%277202)7+(3/$67,&%2'<
'$7806$%72%('(7(50,1('$7'$780+
1,67+(0$;,080180%(52)7(50,1$/326,7,216)257+(63(&,),('
3$&.$*(/(1*7+
7+(',0(16,21$33/<727+()/$76(&7,212)7+(/($'%(7:((1PP
72PP)5207+(/($'7,3
',0(16,21E'2(6127,1&/8'(7+('$0%$53527586,21$//2:$%/(
'$0%$53527586,216+$//%(PP727$/,1(;&(662)7+(E',0(16,21
$70$;,0800$7(5,$/&21',7,21
7+('$0%$50$<127%(/2&$7('217+(/2:(55$',862)7+()227
7+,6&+$0)(5)($785(,6237,21$//),7,612735(6(177+(1$3,1
,'(17,),(50867%(/2&$7(':,7+,17+(,1'(;$5($,1',&$7('
$,6'(),1('$67+(9(57,&$/',67$1&()5207+(6($7,1*3/$1(72
7+(/2:(6732,17217+(3$&.$*(%2'<(;&/8',1*7+(/,'$1'25
7+(50$/(1+$1&(0(1721&$9,7<'2:13$&.$*(&21),*85$7,216
127(6
L11.05 REF
L
c
0.45
0.15
0.60 0.75
0.25
NOM.MIN.
6.00 BSC.
E
0°
D
2A
A
1A
1.30
5.05 BSC.
1.40
0.05
SYMBOL
MAX.
8°
1.50
1.75
0.25
ș
E13.90 BSC
b0.36 0.44 0.52
e1.27 BSC.
DIMENSIONS
L20.25 BSC
h0.40 BSC.
11. JEDEC SPECIFICATION NO. REF : N/A
D
4
5
E1 E
0.20 CA-B D
AA2
A1
10
DETAIL A
e0.10 C
SEATING
PLANE
b0.13 CA-B D
8
SIDE VIEW
TOP VIEW
b
SECTION A-A'
c
L1
L
GAUGE
PLANE
DETAIL A
L2
ș
A
A'
0.25 H D
;
0.25 H D
㻭㻰
㻯
4
5
INDEX AREA
;
h
45°
SIDE VIEW
BOTTOM VIEW
㻮
Package Code: SOB008
002-15856 Rev. **
Document Number: 002-08515 Rev. *C Page 23 of 24
MB3793-42
17. Major Changes
Spansion Publication Number: MB3793-42_DS04-27402
NOTE: Please see “Document History” about later revised information.
Document History
Page Section Change Results
Revision 6.0
--Company name and layout design change
1 Description Deleted “There is also a mask option that can detect voltages of
4.9 V to 2.4 V in 0.1-V steps.”
Revision 6.1
22
MB3793-42PF-❏❏❏1, MB3793-42PNF-❏❏❏E1
Recommended Conditions of Moisture Sensitivity
Level
Changed the subtitle text of Figure
Document Title: MB3793-42 Power-Voltage Monitoring IC with Watchdog Timer
Document Number: 002-08515
Revision ECN Orig. of
Change
Submission
Date Description of Change
** — TAOA 02/27/2015 Migrated to Cypress and assigned document number 002-08515.
No change to document contents or format.
*A 5199108 TAOA 04/04/2016 Updated to Cypress format.
*B 5610247 HIXT 01/31/2017
Updated Pin Assignment:
Change the package name from FPT-8P-M01 to SOE008
Change the package name from FPT-8P-M02 to SOB008
Updated Ordering Information:
Change the package name from FPT-8P-M01 to SOE008
Change the package name from FPT-8P-M02 to SOB008
Deleted the part numbers, MB3793-42PF- ❏❏❏ and MB3793-42PNF- ❏❏❏
Deleted the words in the Remarks, “Lead Free version”
Updated Package Dimensions: Updated to Cypress format
Deleted “Marking Format (Lead Free version)”
Deleted “Labeling Sample (Lead free version)”
Deleted “MB3793-42PF- ❏❏❏ E1, MB3793-42PNF- ❏❏❏ E1 Recommended Conditions of
Moisture Sensitivity Level”
*C 5788795 MASG 06/28/2017 Adapted Cypress new logo.
Document Number: 002-08515 Rev. *C Revised June 28, 2017 Page 24 of 24
© Cypress Semiconductor Corporation, 1996-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (“Cypress”). This document,
including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress’s patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage (“Unintended Uses”). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
MB3793-42
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products
ARM® Cortex® Microcontrollers cypress.com/arm
Automotive cypress.com/automotive
Clocks & Buffers cypress.com/clocks
Interface cypress.com/interface
Internet of Things cypress.com/iot
Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless
PSoC® Solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6
Cypress Developer Community
Forums | WICED IOT Forums | Projects | Video | Blogs | Training
| Components
Technical Support
cypress.com/support
