ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 1/40
Flash 3V Only 32 Mbit Serial Flash Memory
with Dual and Quad
FEATURES
y Single supply voltage 2.7~3.6V
y Standard, Dual and Quad SPI
y Speed
- Read max frequency: 33MHz
- Fast Read max frequency: 50MHz / 86MHz / 100MHz
- Fast Read Dual/Quad max frequency: 50MHz / 86MHz /
100MHz
(100MHz / 172MHz / 200MHz equivalent Dual SPI;
200MHz / 344MHz / 400MHz equivalent Quad SPI)
y Low power consumption
- Active current: 35 mA
- Standby current: 30 μA
- Deep Power Down current: 5 μA
y Reliability
- 100,000 typical program/erase cycles
- 20 years Data Retention
y Program
- Byte programming time: 7 μs (typical)
- Page programming time: 1.5 ms (typical)
y Erase
- Chip erase time 25 sec (typical)
- Block erase time 1 sec (typical)
- Sector erase time 90 ms (typical)
y Page Programming
- 256 byte per programmable page
y Lockable 512 bytes OTP security sector
y SPI Serial Interface
- SPI Compatible: Mode 0 and Mode 3
y End of program or erase detection
y Write Protect ( WP )
y Hold Pin ( HOLD )
y All Pb-free products are RoHS-Compliant
ORDERING INFORMATION
GENERAL DESCRIPTION
The F25L32QA is a 32Megabit, 3V only CMOS Serial Flash
memory device. The device supports the standard Serial
Peripheral Interface (SPI), and a Dual/Quad SPI. ESMT’s
memory devices reliably store memory data even after 100,000
programming and erase cycles.
The memory array can be organized into 16,384 programmable
pages of 256 byte each. 1 to 256 byte can be programmed at a
time with the Page Program instruction.
The device features sector erase architecture. The memory array
is divided into 1024 uniform sectors with 4K byte each; 64
uniform blocks with 64K byte each. Sectors can be erased
individually without affecting the data in other sectors. Blocks can
be erased individually without affecting the data in other blocks.
Whole chip erase capabilities provide the flexibility to revise the
data in the device. The device has Sector, Block or Chip Erase
but no page erase.
The sector protect/unprotect feature disables both program and
erase operations in any combination of the sectors of the
memory.
Product ID Speed Package Comments
F25L32QA –50PAG 50MHz 8 lead SOIC 200mil Pb-free
F25L32QA –86PAG 86MHz 8 lead SOIC 200mil Pb-free
F25L32QA –100PAG 100MHz 8 lead SOIC 200mil Pb-free
F25L32QA –50PHG 50MHz 16 lead SOIC 300mil Pb-free
F25L32QA –86PHG 86MHz 16 lead SOIC 300mil Pb-free
F25L32QA –100PHG 100MHz 16 lead SOIC 300mil Pb-free
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 2/40
PIN CONFIGURATIONS
8-Lead SOIC
1
2
3
4
8
7
6
5
CE
SO / SIO
1
WP / SIO
2
V
SS
V
DD
HOLD / SIO
3
SCK
SI/SIO
0
16-Lead SOIC
1
2
3
4
16
15
14
13
NC
V
DD
HOLD / SIO
3
SCK
SI/SIO
0
5
6
7
8
12
11
10
9
CE
SO / SIO
1
WP / SIO
2
V
SS
NC
NC
NC
NC
NC
NC
NC
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 3/40
PIN DESCRIPTION
Symbol Pin Name Functions
SCK Serial Clock To provide the timing for serial input and output operations
SI / SIO0 Serial Data Input /
Serial Data Input Output 0
To transfer commands, addresses or data serially into the device. Data is
latched on the rising edge of SCK (for Standard read mode). / Bidirectional IO
pin to transfer commands, addresses or data serially into the device on the
rising edge of SCK and read data or status from the device on the falling edge
of SCK(for Dual/Quad mode).
SO / SIO1 Serial Data Output /
Serial Data Input Output 1
To transfer data serially out of the device. Data is shifted out on the falling edge
of SCK (for Standard read mode). / Bidirectional IO pin to transfer commands,
addresses or data serially into the device on the rising edge of SCK and read
data or status from the device on the falling edge of SCK (for Dual/Quad
mode).
CE Chip Enable To activate the device when CE is low.
WP / SIO2 Write Protect /
Serial Data Input Output 2
The Write Protect ( WP ) pin is used to enable/disable BPL bit in the status
register. / Bidirectional IO pin to transfer commands, addresses or data serially
into the device on the rising edge of SCK and read data or status from the
device on the falling edge of SCK (for Quad mode).
HOLD / SIO3 Hold /
Serial Data Input Output 3
To temporality stop serial communication with SPI flash memory without
resetting the device. / Bidirectional IO pin to transfer commands, addresses or
data serially into the device on the rising edge of SCK and read data or status
from the device on the falling edge of SCK (for Quad mode).
VDD Power Supply To provide power.
VSS Ground
FUNCTIONAL BLOCK DIAGRAM
Memory
Array
Serial Interface
CE SCK SI
(SIO
0
)
WP
(SIO
2
)
SO
(SIO
1
)
HOLD
(SIO
3
)
Command and Conrol Logic
Page Buffer
Y-Decoder
Byte Address
Latch / Counter
Status
Register
High Voltage
Generator
Page Address
Latch / Counter
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 4/40
SECTOR STRUCTURE
Table 1: F25L32QA Sector Address Table
Block Address
Block Sector
Sector Size
(Kbytes) Address range A21 A20 A19 A18 A17 A16
1023 4KB 3FF000H – 3FFFFFH
: : :
63
1008 4KB 3F0000H – 3F0FFFH
1 1 1 1 1 1
1007 4KB 3EF000H – 3EFFFFH
: : :
62
992 4KB 3E0000H – 3E0FFFH
1 1 1 1 1 0
991 4KB 3DF000H – 3DFF FF H
: : :
61
976 4KB 3D0000H – 3D0FFFH
1 1 1 1 0 1
975 4KB 3CF000H – 3CFF FF H
: : :
60
960 4KB 3C0000H – 3C0FFFH
1 1 1 1 0 0
959 4KB 3BF000H – 3BFF FF H
: : :
59
944 4KB 3B0000H – 3B0FFFH
1 1 1 0 1 1
943 4KB 3AF000H – 3AFF FF H
: : :
58
928 4KB 3A0000H – 3A0FFFH
1 1 1 0 1 0
927 4KB 39F000H – 39FFFFH
: : :
57
912 4KB 390000H – 390FFFH
1 1 1 0 0 1
911 4KB 38F000H – 38FFFFH
: : :
56
896 4KB 380000H – 380FFFH
1 1 1 0 0 0
895 4KB 37F000H – 37FFFFH
: : :
55
880 4KB 370000H – 370FFFH
1 1 0 1 1 1
879 4KB 36F000H – 36FFFFH
: : :
54
864 4KB 360000H – 360FFFH
1 1 0 1 1 0
863 4KB 35F000H – 35FFFFH
: : :
53
848 4KB 350000H – 350FFFH
1 1 0 1 0 1
847 4KB 34F000H – 34FFFFH
: : :
52
830 4KB 340000H – 340FFFH
1 1 0 1 0 0
831 4KB 33F000H – 33FFFFH
: : :
51
816 4KB 330000H – 330FFFH
1 1 0 0 1 1
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 5/40
Table 1: F25L32QA Sector Address Table – Continued I
Block Address
Block Sector
Sector Size
(Kbytes) Address range A21 A20 A19 A18 A17 A16
815 4KB 32F000H – 32FFFFH
: : :
50
800 4KB 320000H – 320FFFH
1 1 0 0 1 0
799 4KB 31F000H – 31FFFFH
: : :
49
784 4KB 310000H – 310FFFH
1 1 0 0 0 1
783 4KB 30F000H – 30FFFFH
: : :
48
768 4KB 300000H – 300FFFH
1 1 0 0 0 0
767 4KB 2FF000H – 2FFFFFH
: : :
47
752 4KB 2F0000H – 2F0FFFH
1 0 1 1 1 1
751 4KB 2EF000H – 2EFFFFH
: : :
46
736 4KB 2E0000H – 2E0FFFH
1 0 1 1 1 0
735 4KB 2DF000H – 2DFF FF H
: : :
45
720 4KB 2D0000H – 2D0FFFH
1 0 1 1 0 1
719 4KB 2CF000H – 2CFF FF H
: : :
44
704 4KB 2C0000H – 2C0FFFH
1 0 1 1 0 0
703 4KB 2BF000H – 2BFF FF H
: : :
43
688 4KB 2B0000H – 2B0FFFH
1 0 1 0 1 1
687 4KB 2AF000H – 2AFF FF H
: : :
42
672 4KB 2A0000H – 2A0FFFH
1 0 1 0 1 0
671 4KB 29F000H – 29FFFFH
: : :
41
656 4KB 290000H – 290FFFH
1 0 1 0 0 1
655 4KB 28F000H – 28FFFFH
: : :
40
640 4KB 280000H – 280FFFH
1 0 1 0 0 0
639 4KB 27F000H – 27FFFFH
: : :
39
624 4KB 270000H – 270FFFH
1 0 0 1 1 1
623 4KB 26F000H – 26FFFFH
: : :
38
608 4KB 260000H – 260FFFH
1 0 0 1 1 0
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 6/40
Table 1: F25L32QA Sector Address Table – Continued II
Block Address
Block Sector
Sector Size
(Kbytes) Address range A21 A20 A19 A18 A17 A16
607 4KB 25F000H – 25FFFFH
: : :
37
592 4KB 250000H – 250FFFH
1 0 0 1 0 1
591 4KB 24F000H – 24FFFFH
: : :
36
576 4KB 240000H – 240FFFH
1 0 0 1 0 0
575 4KB 23F000H – 23FFFFH
: : :
35
560 4KB 230000H – 230FFFH
1 0 0 0 1 1
559 4KB 22F000H – 22FFFFH
: : :
34
544 4KB 220000H – 220FFFH
1 0 0 0 1 0
543 4KB 21F000H – 21FFFFH
: : :
33
528 4KB 210000H – 210FFFH
1 0 0 0 0 1
527 4KB 20F000H – 20FFFFH
: : :
32
512 4KB 200000H – 200FFFH
1 0 0 0 0 0
511 4KB 1FF000H – 1FFFFFH
: : :
31
496 4KB 1F0000H – 1F0FFFH
0 1 1 1 1 1
495 4KB 1EF000H – 1EFFFFH
: : :
30
480 4KB 1E0000H – 1E0FFFH
0 1 1 1 1 0
479 4KB 1DF000H – 1DFFFFH
: : :
29
464 4KB 1D0000H – 1D0FFFH
0 1 1 1 0 1
463 4KB 1CF000H – 1CFF FF H
: : :
28
448 4KB 1C0000H – 1C0FFFH
0 1 1 1 0 0
447 4KB 1BF000H – 1BFF FF H
: : :
27
432 4KB 1B0000H – 1B0FFFH
0 1 1 0 1 1
431 4KB 1AF000H – 1AFF FF H
: : :
26
416 4KB 1A0000H – 1A0FFFH
0 1 1 0 1 0
415 4KB 19F000H – 19FFFFH
: : :
25
400 4KB 190000H – 190FFFH
0 1 1 0 0 1
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 7/40
Table 1: F25L32QA Sector Address Table – Continued III
Block Address
Block Sector
Sector Size
(Kbytes) Address range A21 A20 A19 A18 A17 A16
399 4KB 18F000H – 18FFFFH
: : :
24
384 4KB 180000H – 180FFFH
0 1 1 0 0 0
383 4KB 17F000H – 17FFFFH
: : :
23
368 4KB 170000H – 170FFFH
0 1 0 1 1 1
367 4KB 16F000H – 16FFFFH
: : :
22
352 4KB 160000H – 160FFFH
0 1 0 1 1 0
351 4KB 15F000H – 15FFFFH
: : :
21
336 4KB 150000H – 150FFFH
0 1 0 1 0 1
335 4KB 14F000H – 14FFFFH
: : :
20
320 4KB 140000H – 140FFFH
0 1 0 1 0 0
319 4KB 13F000H – 13FFFFH
: : :
19
304 4KB 130000H – 130FFFH
0 1 0 0 1 1
303 4KB 12F000H – 12FFFFH
: : :
18
288 4KB 120000H – 120FFFH
0 1 0 0 1 0
287 4KB 11F000H – 11FFFFH
: : :
17
272 4KB 110000H – 110FFFH
0 1 0 0 0 1
271 4KB 10F000H – 10FFFFH
: : :
16
256 4KB 100000H – 100FFFH
0 1 0 0 0 0
255 4KB 0FF000H – 0FFFFFH
: : :
15
240 4KB 0F0000H – 0F0FFFH
0 0 1 1 1 1
239 4KB 0EF000H – 0EFFFFH
: : :
14
224 4KB 0E0000H – 0E0FFFH
0 0 1 1 1 0
223 4KB 0DF000H – 0DFFFFH
: : :
13
208 4KB 0D0000H – 0D0FFFH
0 0 1 1 0 1
207 4KB 0CF000H – 0CFFFFH
: : :
12
192 4KB 0C0000H – 0C0FFFH
0 0 1 1 0 0
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 8/40
Table 1: F25L32QA Sector Address Table – Continued IV
Block Address
Block Sector
Sector Size
(Kbytes) Address range A21 A20 A19 A18 A17 A16
191 4KB 0BF000H – 0BFFFFH
: : :
11
176 4KB 0B0000H – 0B0FFFH
0 0 1 0 1 1
175 4KB 0AF000H – 0AFFFFH
: : :
10
160 4KB 0A0000H – 0A0FFFH
0 0 1 0 1 0
159 4KB 09F000H – 09FFFFH
: : :
9
144 4KB 090000H – 090FFFH
0 0 1 0 0 1
143 4KB 08F000H – 08FFFFH
: : :
8
128 4KB 080000H – 080FFFH
0 0 1 0 0 0
127 4KB 07F000H – 07FFFFH
: : :
7
112 4KB 070000H – 070FFFH
0 0 0 1 1 1
111 4KB 06F000H – 06F FFFH
: : :
6
96 4KB 060000H – 060FFFH
0 0 0 1 1 0
95 4KB 05F000H – 05FFFFH
: : :
5
80 4KB 050000H – 050FFFH
0 0 0 1 0 1
79 4KB 04F000H – 04FFFFH
: : :
4
64 4KB 040000H – 040FFFH
0 0 0 1 0 0
63 4KB 03F000H – 03FFFFH
: : :
3
48 4KB 030000H – 030FFFH
0 0 0 0 1 1
47 4KB 02F000H – 02FFFFH
: : :
2
32 4KB 020000H – 020FFFH
0 0 0 0 1 0
31 4KB 01F000H – 01FFFFH
: : :
1
16 4KB 010000H – 010FFFH
0 0 0 0 0 1
15 4KB 00F000H – 00FFFFH
: : :
0
0 4KB 000000H – 000FFFH
0 0 0 0 0 0
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 9/40
STATUS REGISTER
The software status register provides status on whether the flash
memory array is available for any Read or Write operation,
whether the device is Write enabled, and the state of the memory
Write protection. During an internal Erase or Program operation,
the status register may be read only to determine the completion
of an operation in progress. Table 2 describes the function of
each bit in the software status register.
Table 2: Software Status Register
Bit Name Function Default at
Power-up Read/Write
Status Register - 1
0 BUSY
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress 0 R
1 WEL
1 = Device is memory Write enabled
0 = Device is not memory Write enabled 0 R
2 BP0 Indicate current level of block write protection (See Table 3) 1 R/W
3 BP1 Indicate current level of block write protection (See Table 3) 1 R/W
4 BP2 Indicate current level of block write protection (See Table 3) 1 R/W
5 RESERVED Reserved for future use 0 N/A
6 RESERVED Reserved for future use 0 N/A
7 BPL
1 = BP2,BP1,BP0 are read-only bits
0 = BP2,BP1,BP0 are read/writable 0 R/W
Status Register - 2
8 RESERVED Reserved for future use 0 N/A
9 QE
1 = Quad enabled
0 = Quad disabled 0 R/W
10~15 RESERVED Reserved for future use 0 N/A
Note:
1. Only BP0, BP1, BP2, BPL and QE are writable.
2. All register bits are volatility
3. All area are protected at power-on (BP2=BP1=BP0=1)
WRITE ENABLE LATCH (WEL)
The Write-Enable-Latch bit indicates the status of the internal
memory Write Enable Latch. If this bit is set to “1”, it indicates the
device is Write enabled. If the bit is set to “0” (reset), it indicates
the device is not Write enabled and does not accept any memory
Write (Program/ Erase) commands. This bit is automatically reset
under the following conditions:
• Power-up
• Write Disable (WRDI) instruction completion
• Page Program instruction completion•
• Sector Erase instruction completion
• Block Erase instruction completion
• Chip Erase instruction completion
• Write Status Register instructions
BUSY
The BUSY bit determines whether there is an internal Erase or
Program operation in progress. A “1” for the BUSY bit indicates
the device is busy with an operation in progress. A “0” indicates
the device is ready for the next valid operation.
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 10/40
Table 3: F25L32QA Block Protection Table
TOP Status Register Bit Protected Me mory Area
Protection Level BP2 BP1 BP0 Block Range Address Range
0 0 0 0 None None
Upper 1/64 0 0 1 Block 63 3F0000H –3FFFFFH
Upper 1/32 0 1 0 Block 62~63 3E0000H –3FFFFFH
Upper 1/16 0 1 1 Block 60~63 3C0000H –3FFFFFH
Upper 1/8 1 0 0 Block 56~63 380000H –3FFFFFH
Upper 1/4 1 0 1 Block 48~63 300000H –3FFFFFH
Upper 1/2 1 1 0 Block 32~63 200000H –3FFFFFH
All Blocks 1 1 1 Block 0~63 000000H –3FFFFFH
Block Protection (BP2, BP1, BP0)
The Block-Protection (BP2, BP1, BP0) bits define the size of the
memory area, as defined in Table 3, to be software protected
against any memory Write (Program or Erase) operations. The
Write Status Register (WRSR) instruction is used to program the
BP2, BP1, BP0 bits as long as WP is high or the Block-
Protection-Look (BPL) bit is 0. Chip Erase can only be executed if
Block-Protection bits are all 0. After power-up, BP2, BP1 and BP0
are set to1.
Block Protection Lock-Down (BPL)
WP pin driven low (VIL), enables the Block-Protection-
Lock-Down (BPL) bit. When BPL is set to 1, it prevents any
further alteration of the BPL, BP2, BP1, and BP0 bits. When the
WP pin is driven high (VIH), the BPL bit has no effect and its
value is “Don’t Care”. After power-up, the BPL bit is reset to 0.
Quad Enable (QE)
When the Quad Enable bit is reset to “0” (factory default), WP
and HOLD pins are enabled. When QE pin is set to “1”, Quad
SIO2 and SIO3 are enabled. (The QE should never be set to “1”
during standard and Dual SPI operation if the WP and HOLD
pins are tied directly to the VDD or VSS.)
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 11/40
HOLD OPERATI ON
HOLD pin is used to pause a serial sequence underway with the
SPI flash memory without resetting the clocking sequence. To
activate the HOLD mode, CE must be in active low state. The
HOLD mode begins when the SCK active low state coincides
with the falling edge of the HOLD signal. The HOLD mode ends
when the HOLD signal’s rising edge coincides with the SCK
active low state.
If the falling edge of the HOLD signal does not coincide with the
SCK active low state, then the device enters Hold mode when the
SCK next reaches the active low state.
Similarly, if the rising edge of the HOLD signal does not
coincide with the SCK active low state, then the device exits in
Hold mode when the SCK next reaches the active low state. See
Figure 1 for Hold Condition waveform.
Once the device enters Hold mode, SO will be in high impedance
state while SI and SCK can be VIL or VIH.
If CE is driven active high during a Hold condition, it resets the
internal logic of the device. As long as HOLD signal is low, the
memory remains in the Hold condition. To resume
communication with the device, HOLD must be driven active
high, and CE must be driven active low. See Figure 23 for Hold
timing.
The HOLD function is only available for Standard SPI and Dual
SPI operation, not during Quad SPI because this pin is used for
SIO3 when the QE bit of Status Register-2 is set for Quad I/O.
Active Hold Active Hold Active
HOLD
SCK
Figure 1: HOLD Condition Waveform
WRITE PROTECTION
F25L32QA provides software Write Protection.
The Write-Protect pin ( WP ) enables or disables the lock-down
function of the status register. The Block-Protection bits (BP2,
BP1, BP0, and BPL) in the status register provide Write
protection to the memory array and the status register. When the
QE bit of Status Register-2 is set for Quad I/O, the WP pin
function is not available since this pin is used for SIO2. See Table
3 for Block-Protection description.
Write Protect Pin (WP )
The Write-Protect ( WP ) pin enables the lock-down function of
the BPL bit (bit 7) in the status register. When WP is driven low,
the execution of the Write Status Register (WRSR) instruction is
determined by the value of the BPL bit (see Table 4). When WP
is high, the lock-down function of the BPL bit is disabled.
Table 4: Conditions to Execute W rite-Statu s- Register
(WRSR) Instruction
WP BPL Execute WRSR Instruction
L 1 Not Allowed
L 0 Allowed
H X Allowed
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 12/40
INSTRUCTIONS
Instructions are used to Read, Write (Erase and Program), and
configure the F25L32QA. The instruction bus cycles are 8 bits
each for commands (Op Code), data, and addresses. Prior to
executing any Page Program, Write Status Register, Sector
Erase, Block Erase, or Chip Erase instructions, the Write Enable
(WREN) instruction must be executed first. The complete list of
the instructions is provided in Table 5. All instructions are
synchronized off a high to low transition of CE . Inputs will be
accepted on the rising edge of SCK starting with the most
significant bit. CE must be driven low before an instruction is
entered and must be driven high after the last bit of the instruction
has been shifted in (except for Read, Read ID, Read Status
Register, Read Electronic Signature instructions). Any low to high
transition on CE , before receiving the last bit of an instruction
bus cycle, will terminate the instruction in progress and return the
device to the standby mode.
Instruction commands (Op Code), addresses, and data are all
input from the most significant bit (MSB) first.
Table 5: Device Operation Instruction
Bus Cycle 1~3
1 2 3 4 5 6 N
Operation Max.
Freq SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT
Read 33 MHz 03H Hi-Z A23-A16 Hi-Z A15-A8Hi-Z A7-A0Hi-Z X DOUT0 X DOUT1 X cont.
Fast Read 0BH Hi-Z A23-A16 Hi-Z A15-A8Hi-Z A7-A0Hi-Z X X X DOUT0 X cont.
Fast Read Dual Output12,13 3BH A23-A16 A15-A8 A7-A0 X DOUT0~1 cont.
Fast Read Dual I/O12, 14 BBH A23-A8 A7-A0, M7-M0DOUT0~1 cont. - -
Fast Read Quad
Output12, 15 6BH A23-A16 A
15-A8 A
7-A0 X DOUT0~3 cont.
Fast Read Quad I/O12, 16 EBH A23-A0, M7-M0 X, DOUT0~1 D
OUT2~6 cont. - -
Sector Erase4 (4K Byte) 20H Hi-Z A23-A16 Hi-Z A15-A8Hi-Z A7-A0Hi-Z - - - - - -
Block Erase4, (64K Byte) D8H Hi-Z A23-A16 Hi-Z A15-A8Hi-Z A7-A0Hi-Z - - - - - -
Chip Erase 60H /
C7H Hi-Z - - - - - - - - - - - -
Page Program (PP) 02H Hi-Z A23-A16 Hi-Z A15-A8Hi-Z A7-A0Hi-Z DIN0 Hi-Z DIN1 Hi-Z
Up to
256
bytes
Hi-Z
Quad Page Program17 32H A23-A16 A
15-A8 A
7-A0 D
IN0~3 D
IN4~7 Up to 256
byte
Mode Bit Reset18 FFH Hi-Z FFH Hi-Z - - - - - - - - - -
Deep Power Down (DP) B9h Hi-Z - - - - - - - - - - - -
Read Status Register-1
(RDSR-1) 6 05H Hi-Z X DOUT
(S7-S0)- - - - - - - - - -
Read Status Register-2
(RDSR-2) 6 35H Hi-Z X DOUT
(S15-S8)- - - - - - - - - -
Enable Write Status
Register (EWSR) 7 50H Hi-Z - - - - - - - - - - - -
Write Status Register
(WRSR) 7 01H Hi-Z DIN
(S7-S0)Hi-Z DIN
(S15-S8)Hi-Z -. - - - - - - -
Write Enable (WREN) 10 06H Hi-Z - - - - - - - - - - - -
Write Disable (WRDI)/ Exit
secured OTP mode 04H Hi-Z - - - - - - - - - - - -
Enter secured OTP mode
(ENSO) B1H Hi-Z - - - - -. - - - - - - -
Release from Deep Power
Down (RDP) ABH Hi-Z - - - - - - - - - - - -
Read Electronic Signature
(RES) 8 ABH Hi-Z X X X X X X X 15H - - - -
RES in secured OTP mode
& not lock down ABH Hi-Z X X X X X X X 35H - - - -
RES in secured OTP mode
& lock down
50MHz
~
100MHz
ABH Hi-Z X X X X X X X 75H - - - -
Table 5: Device Operation Instruction - Continued
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 13/40
Bus Cycle 1~3
1 2 3 4 5 6 N
Operation Max.
Freq SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT SIN SOUT
Jedec Read ID
(JEDEC-ID) 9 9FH Hi-Z X 8CH X 40H X 16H - - - - - -
00H Hi-Z X 8CH X 15H - -
Read ID (RDID) 11
50MHz
~
100MHz 90H Hi-Z 00H Hi-Z 00H Hi-Z 01H Hi-Z X 15H X 8CH - -
Notes:
1. Operation: SIN = Serial In, SOUT = Serial Out, Bus Cycle 1 = Op Code
2. X = Dummy Input Cycles (VIL or VIH); - = Non-Applicable Cycles (Cycles are not necessary); cont. = continuous
3. One bus cycle is eight clock periods.
4. Sector Earse addresses: use AMS -A12, remaining addresses can be VIL or VIH
Block Earse addresses: use AMS -A16, remaining addresses can be VIL or VIH
5. To continue programming to the next sequential address location, enter the 8-bit command, followed by the data to be
programmed.
6. The Read-Status-Register is continuous with ongoing clock cycles until terminated by a low to high transition on CE .
7. The Enable-Write-Status-Register (EWSR) instruction and the Write-Status-Register (WRSR) instruction must work in
conjunction of each other. The WRSR instruction must be executed immediately (very next bus cycle) after the EWSR
instruction to make both instructions effective.
8. The Read-Electronic-Signature is continuous with on going clock cycles until terminated by a low to high transition on CE .
9. The JEDEC-Read-ID is output first byte 8CH as manufacture ID; second byte 40H as top memory type; third byte 16H as
memory capacity.
10. The Write-Enable (WREN) instruction and the Write-Status-Register (WRSR) instruction must work in conjunction of each
other. The WRSR instruction must be executed immediately (very next bus cycle) after the WREN instruction to make both
instructions effective. Both EWSR and WREN can enable WRSR, user just need to execute one of it. A successful WRSR
can reset WREN.
11. The Manufacture ID and Device ID output will repeat continuously until CE terminates the instruction.
12. Dual and Quad commands use bidirectional IO pins. DOUT and cont. are serial data out; others are serial data in.
13. Dual output data:
IO
0
=(D
6
,D
4
,D
2
,D
0
), (D
6
,D
4
,D
2
,D
0
)
IO
1
=(D
7
,D
5
,D
3
,D
1
), (D
7
,D
5
,D
3
,D
1
)
D
OUT0
D
OUT1
14. M7-M0: Mode bits. Dual input address:
IO
0
=(A
22
,A
20
,A
18
,A
16
,A
14
,A
12
,A
10
,A
8
)(A
6
,A
4
,A
2
,A
0
,M
6
,M
4
,M
2
,M
0
)
IO
1
=(A
23
,A
21
,A
19
,A
17
,A
15
,A
13
,A
11
,A
9
)(A
7
,A
5
,A
3
,A
1
,M
7
,M
5
,M
3
,M
1
)
Bus C
y
cle-2 Bus C
y
cle-3
15. Quad output data:
IO0=(D4,D0), (D4,D0), (D4,D0), (D4,D0)
IO1=(D5,D1), (D5,D1), (D5,D1), (D5,D1)
IO2=(D6,D2), (D6,D2), (D6,D2), (D6,D2)
IO3=(D7,D3), (D7,D3), (D7,D3), (D7,D3)
DOUT0 DOUT1 DOUT2 DOUT3
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 14/40
16. M7-M0: Mode bits. Quad input address:
IO0=(A20,A16,A12,A8,A4,A0,M4,M0)
IO1=(A21,A17,A13,A9,A5,A1,M5,M1)
IO2=(A22,A18,A14,A10,A6,A2,M6,M2)
IO3=(A23,A19,A15,A11,A7,A3,M7,M3)
Bus C
y
cle-2
Fast Read Quad I/O data:
Bus Cycle-3
IO0= (X, X), (X, X), (D4,D0), (D4,D0)(D4,D0), (D4,D0), (D4,D0), (D4,D0)
IO1= (X, X), (X, X), (D5,D1), (D5,D1)(D5,D1), (D5,D1), (D5,D1), (D5,D1)
IO2= (X, X), (X, X), (D6,D2), (D6,D2)(D6,D2), (D6,D2), (D6,D2), (D6,D2)
IO3= (X, X), (X, X), (D7,D3), (D7,D3)(D7,D3), (D7,D3), (D7,D3), (D7,D3)
DOUT0 DOUT1 DOUT2 DOUT3 DOUT4 DOUT5
Bus C
y
cle-4
17. The instruction is initiated by executing command code, followed by address bits into SI (SIO0) before DIN, and then input
data to bidirectional IO pins (SIO0 ~ SIO3).
Quad input data:
IO0=(D4,D0), (D4,D0), (D4,D0), (D4,D0)
IO1=(D5,D1), (D5,D1), (D5,D1), (D5,D1)
IO2=(D6,D2), (D6,D2), (D6,D2), (D6,D2)
IO3=(D7,D3), (D7,D3), (D7,D3), (D7,D3)
DIN0 DIN1 DIN2 DIN3
18. This instruction is recommended when using the Dual or Quad Mode bit feature.
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 15/40
CE
SCK
SI
0 1 2 3 4 5 6 7 8 1516 2324 3132 39 40 4748 55 56 63 64 80
N+ 4
DOU T
N+ 3
DOU T
N+2
DOUT
N+1
DOUT
N
DOU T
MSB
MSB
MSB
HIGH IMPENANCE
SO
0B ADD. ADD. A DD.
MOD E3
MODE0
71 72
X
Note : X = Dummy Byte : 8 Clocks Input Dummy (VIL or VIH)
Read (33MHz)
The Read instruction supports up to 33 MHz, it outputs the data
starting from the specified address location. The data output
stream is continuous through all addresses until terminated by a
low to high transition on CE . The internal address pointer will
automatically increment until the highest memory address is
reached. Once the highest memory address is reached, the
address pointer will automatically increment to the beginning
(wrap-around) of the address space, i.e. for 32Mbit density, once
the data from address location 3FFFFFH had been read, the next
output will be from address location 000000H.
The Read instruction is initiated by executing an 8-bit command,
03H, followed by address bits [A23 -A0]. CE must remain active
low for the duration of the Read cycle. See Figure 2 for the Read
sequence.
Figure 2: Read Sequence
Fast Read (50 MHz ~ 100 MHz)
The Fast Read instruction supporting up to 100 MHz is initiated
by executing an 8-bit command, 0BH, followed by address bits
[A23 -A0] and a dummy byte. CE must remain active low for the
duration of the Fast Read cycle. See Figure 3 for the Fast Read
sequence.
Following a dummy byte (8 clocks input dummy cycle), the Fast
Read instruction outputs the data starting from the specified
address location. The data output stream is continuous through
all addresses until terminated by a low to high transition on CE .
The internal address pointer will automatically increment until the
highest memory address is reached. Once the highest memory
address is reached, the address pointer will automatically
increment to the beginning (wrap-around) of the address space,
i.e. for 32Mbit density, once the data from address location
3FFFFFH has been read, the next output will be from address
location 000000H.
Figure 3: Fast Read Sequence
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 16/40
Fast Read Dual Output (50 MHz ~ 100 MHz)
The Fast Read Dual Output (3BH) instruction is similar to the
standard Fast Read (0BH) instruction except the data is output
on bidirectional I/O pins (SIO0 and SIO1). This allows data to be
transferred from the device at twice the rate of standard SPI
devices. This instruction is for quickly downloading code from
Flash to RAM upon power-up or for applications that cache code-
segments to RAM for execution.
The Fast Read Dual Output instruction is initiated by executing
an 8-bit command, 3BH, followed by address bits [A23 -A0] and a
dummy byte. CE must remain active low for the duration of the
Fast Read Dual Output cycle. See Figure 4 for the Fast Read
Dual Output sequence.
Figure 4: Fast Read Dual Output Sequence
CE
SCK
SIO0
012345678 1516 2324 3132 3940 4344 47 48 51 52
N+4
DOUT
N+3
DOU T
N+ 2
DOU T
N+ 1
DOUT
N
DOUT
MSB
MSB
HIGH IMPENANCE
SIO1
3B ADD. ADD. ADD.
MODE3
MODE0
55 56
6420
7531
6420
7531
6420
7531
6420
753175
64
Dum my
Note: The input data durin g the dummy clocks is “don’t care”.
Howev er , the IO0pin should be high-impefance piror to the falling edge of the first data clock.
IO0switches from In put to Ouput
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 17/40
Fast Read Dual I/O (50 MHz ~ 100 M H z)
The Fast Read Dual I/O (BBH) instruction is similar to the Fast
Read Dual Output (3BH) instruction, but with the capability to
input address bits [A23 -A0] two bits per clock.
To set mode bits [M7 -M0] after the address bits [A23 -A0] can
further reduce instruction overhead (See Figure 5). The upper
mode bits [M7 –M4] controls the length of next Fast Read Dual I/O
instruction with/without the first byte command code (BBH). The
lower mode bits [M3 –M0] are “don’t care”.
If [M7 –M0] = “AxH”, the next Fast Read Dual I/O instruction (after
CE is raised and the lowered) doesn’t need the command code
(See Figure 6). This way let the instruction sequence reduce 8
clocks and allows to enter address immediately after CE is
asserted low. If [M7 –M0] are the value other than “AxH”, the next
instruction need the first byte command code, thus returning to
normal operation. A Mode Bit Reset (FFH) also can be used to
reset mode bits [M7 –M0] before issuing normal instructions.
Figure 5: Fast Read Dual I/O Sequence ([M7 -M0] = 0xH or NOT AxH)
Figure 6: Fast Read Dual I/O Sequence ([M7 -M0] = AxH)
CE
SCK
SIO0
N+ 4
DOUT
N+ 3
DOUT
N+2
DOUT
N+1
DOU T
N
DOUT
MSB
HIG H IMPENANCE
SIO1
BB
MODE3
MODE0
6420
7531
6420
7531
6420
7531
6420
753175
64
IO0switches from Input to Ouput
22 20 18 16
23 21
19 17
14 12 10 8
15 13 11 9
64
20
7531
0 1 2 3 4 5 6 7 8 9 10 11 1 2 1 3 1 4 15 16 1 7 1 8 19 2 0 21 2 2 23 24 27 28 31 32 35 3 6 39 4 0
A23-16 A15-8 A7- 0
64
75
M7-0
Note: The mode bits [M3 -M0] are “don’t care”.
However , the IO pins should be high-impefance piror to the falling edge of the first data clock.
CE
SCK
SIO0
N+4
DOUT
N+3
DOUT
N+ 2
DOU T
N+1
DOUT
N
DOUT
SIO1
MODE3
MODE0
6420
7531
6420
7531
6420
7531
6420
753175
64
IO0switches from Input to Ouput
22 20 18 16
23 21
19 17
14 12 10 8
15 13 11 9
64
20
7531
A23- 16 A15 - 8 A7-0
64
75
M7-0
Note: The mode bits [M3 -M0] are “don’t care”.
However , the IO pins should be high-impefance piror to the fa ll ing edge of the fi rst data clock.
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 18/40
Fast Read Quad Output (50 MHz ~ 100 MHz)
The Fast Read Quad Output (6B) instruction is similar to the Fast
Read Dual Output (3BH) instruction except the data is output on
bidirectional I/O pins (SIO0, SIO1, SIO2 and SIO3). A Quad
Enable (QE) bit of Status Register-2 must be set “1” to enable
Quad function. This allows data to be transferred from the device
at four times the rate of standard SPI devices.
The Fast Read Quad Output instruction is initiated by executing
an 8-bit command, 6BH, followed by address bits [A23 -A0] and a
dummy byte. CE must remain active low for the duration of the
Fast Read Dual Output cycle. See Figure 7 for the Fast Read
Quad Output sequence.
Figure 7: Fast Read Quad Output Sequence
HIGH IMPENANCE
SIO1
5151515151
CE
SCK
SIO0
0 1 2 3 4 5 6 7 8 15 16 23 24 31 32 39 40 43 44 45 46 47 48
N+4
DOUT
N+3
DOU T
N+2
DOUT
N+1
DOUT
N
DOU T
MSB
MSB
6B ADD. ADD. A DD.
MOD E3
MODE0
4040
404040
Dum my
Note: The input data during the dummy clocks is “don’t care”.
However , the IO pins should be high-impefance piror to the falling edge o f the first data clock.
IO0switches from Input to Ouput
HIGH IMPENANCE
SIO2
62
HIGH IMPENANCE
SIO3
73
4142
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 19/40
Fast Read Quad I/O (50 MHz ~ 100 MHz)
The Fast Read Quad I/O (EBH) instruction is similar to the Fast
Read Quad Output (6BH) instruction, but with the capability to
input address bits [A23 -A0] four bits per clock. A Quad Enable
(QE) bit of Status Register-2 must be set “1” to enable Quad
function.
To set mode bits [M7 -M0] after the address bits [A23 -A0] can
further reduce instruction overhead (See Figure 8). The upper
mode bits [M7 –M4] controls the length of next Fast Read Quad
I/O instruction with/without the first byte command code (EBH).
The lower mode bits [M3 –M0] are “don’t care”.
If [M7 –M0] = “AxH”, the next Fast Read Quad I/O instruction (after
CE is raised and the lowered) doesn’t need the command code
(See Figure 9). This way let the instruction sequence reduce 8
clocks and allows to enter address immediately after CE is
asserted low. If [M7 –M0] are the value other than “AxH”, the next
instruction need the first byte command code, thus returning to
normal operation. A Mode Bit Reset (FFH) also can be used to
reset mode bits [M7 –M0] before issuing normal instructions.
Figure 8: Fast Read Quad I/O Sequence ([M7 -M0] = 0xH or NOT AxH)
Figure 9: Fast Read Quad I/O Sequence ([M7 -M0] = AxH)
HIGH IMPENANCE
SIO1
5151 51
21 17
13 951
51
CE
SCK
SIO0
MSB
EB
MODE3
MODE0
4040
40
IO0switches from Input to Ouput
20 16 12 8 404
0
0 1 2 3 4 5 6 7 8 9 1 0 11 1 2 1 3 14 15 1 6 1 7 18 19 20 21 2 2 23 24 25
Note: The mode bits [M3 -M0] are “don’t care”.
How eve
r
,
the IO
p
ins sh ould be hi
g
h-im
p
efance
p
i
r
o
r
to the f all in
g
ed
g
eofthefi
r
st data clock.
HIGH IMP ENANCE
SIO
2
626262
22 18
14 10 62
62
N+2
DOUT
N+1
DOUT
N
DOUT
HIGH IMP ENAN CE
SIO
3
737373
23 19
15 11 7373
A23 - 0 M7-0
Dummy
SIO1
5151 51
21 1 7
13 95151
CE
SCK
SIO0
MOD E3
MODE0
4040
40
IO0switches from Input to Ouput
20 16 12 8 4040
0 1 2 3 4 5 6 7 8 9 1 0 11 12 13 1 4 15 16
Note: The mode bits [M3 -M0] are “don’t care”.
How eve
r
,
the IO
p
ins sh ould be hi
g
h-im
p
efance
p
i
r
o
r
to the fallin
g
ed
g
eofthefi
r
st data clock.
SIO
2
626262
22 18
14 10 6262
N+2
DOU T
N+1
DOUT
N
DOUT
SIO
3
737373
23 19
15 11 7373
A23-0 M7-0
Dum my
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 20/40
Page Program (PP)
The Page Program instruction allows many bytes to be
programmed in the memory. The bytes must be in the erased
state (FFH) when initiating a Program operation. A Page
Program instruction applied to a protected memory area will be
ignored.
Prior to any Write operation, the Write Enable (WREN) instruction
must be executed. CE must remain active low for the duration
of the Page Program instruction. The Page Program instruction is
initiated by executing an 8-bit command, 02H, followed by
address bits [A23-A0]. Following the address, at least one byte
Data is input (the maximum of input data can be up to 256 bytes).
If the 8 least significant address bits [A7-A0] are not all zero, all
transmitted data that goes beyond the end of the current page
are programmed from the start address of the same page (from
the address whose 8 least significant bits [A7-A0] are all zero).
If more than 256 bytes Data are sent to the device, previously
latched data are discarded and the last 256 bytes Data are
guaranteed to be programmed correctly within the same page. If
less than 256 bytes Data are sent to device, they are correctly
programmed at the requested addresses without having any
effects on the other bytes of the same page.
CE must be driven high before the instruction is executed. The
user may poll the BUSY bit in the software status register or wait
TPP for the completion of the internal self-timed Page Program
operation. While the Page Program cycle is in progress, the Read
Status Register instruction may still be accessed for checking the
status of the BUSY bit. It is recommended to wait for a duration of
TBP1 before reading the status register to check the BUSY bit.
The BUSY bit is a 1 during the Page Program cycle and becomes
a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Page Program cycle has
finished, the Write-Enable-Latch (WEL) bit in the Status Register
is cleared to 0. See Figure 10 for the Page Program sequence.
Figure 10: Page Program Sequence
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 21/40
Quad Page Program
The Quad Page Program instruction allows many bytes to be
programmed in the memory by using four I/O pins (SIO0, SIO1,
SIO2 and SIO3). The instruction can improve programmer
performance and the effectiveness of application that have slow
clock speed <20MHz. For system with faster clock, this
instruction can’t provide more actual favors, because the required
internal page program time is far more than the time data flows in.
Therefore, we suggest that user can execute this command while
the clock speed <20MHz.
Prior to Quad Page Program operation, the Write Enable (WREN)
instruction must be executed and Quad Enable (QE) bit of Status
Register-2 must be set “1”. The other function descriptions are as
same as standard Page Program. See Figure 11 for the Quad
Page Program sequence.
Figure 11: Quad Page Program Sequence
SIO1
5151515151
CE
SCK
SIO0
012345678 1516 2324 31323334
DIN3DIN2DIN 1DIN 0
MSB
MSB
32 ADD. ADD. ADD.
MOD E3
MODE0
4040
404040
SIO2
62
SIO3
73
35 36 37 3839
DIN255
SS
SS
SS
SS
SS
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 22/40
Mode Bit Reset
Mode bits [M7 –M0] are issued to further reduce instruction
overhead for Fast Read Dual/Quad I/O operation. If [M7 –M0] =
“AxH”, the next Fast Read Dual/Quad I/O instruction doesn’t
need the command code.
If the system controller is reset during operation, it will send a
standard instruction (such as Read ID) to the Flash memory.
However, the device doesn’t have a hardware reset pin, so if
[M7 –M0] = “AxH”, the device will not recognize any standard SPI
instruction. After a system reset, it is recommended to issue a
Mode Bit Reset instruction first to release the status of [M7 –M0] =
“AxH” and allow the device to recognize standard SPI instruction.
See Figure 16 for the Mode Bit Reset instruction.
Figure 16: Mode Bit Reset Instruction
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
MODE3
MODE0
SIO0FF FF
CE
SIO1
Note: To reset mode bits dur ing Quad I/O operation, only eight clocks are needed. The command code is “FFH”.
To reset mode bits during Dual I/O operation, sixteen clocks are needed to shift in command code “FFFFH”.
SIO2
SIO3
Mode bit Reset for Dual I/O
Mode bit Reset for Quad I/O
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 23/40
64K Byte Block Erase
The 64K-byte Block Erase instruction clears all bits in the
selected block to FFH. A Block Erase instruction applied to a
protected memory area will be ignored. Prior to any Write
operation, the Write Enable (WREN) instruction must be
executed. CE must remain active low for the duration of the any
command sequence. The Block Erase instruction is initiated by
executing an 8-bit command, D8H, followed by address bits [A23
-A0]. Address bits [AMS -A16] (AMS = Most Significant address) are
used to determine the block address (BAX), remaining address
bits can be VIL or VIH. CE must be driven high before the
instruction is executed. The user may poll the BUSY bit in the
Software Status Register or wait TBE for the completion of the
internal self-timed Block Erase cycle. See Figure 17 for the Block
Erase sequence.
Figure 17: 64K-byte Block Erase Sequence
4K Byte Sector Erase
The Sector Erase instruction clears all bits in the selected sector
to FFH. A Sector Erase instruction applied to a protected memory
area will be ignored. Prior to any Write operation, the Write
Enable (WREN) instruction must be executed. CE must remain
active low for the duration of the any command sequence. The
Sector Erase instruction is initiated by executing an 8-bit
command, 20H, followed by address bits [A23 -A0]. Address bits
[AMS -A12] (AMS = Most Significant address) are used to determine
the sector address (SAX), remaining address bits can be VIL or
VIH. CE must be driven high before the instruction is executed.
The user may poll the BUSY bit in the Software Status Register
or wait TSE for the completion of the internal self-timed Sector
Erase cycle. See Figure 18 for the Sector Erase sequence.
CE
SCK
SI
012345678 15 16 23 24 31
MSB
MSB
HIGH IMPENANCE
SO
20 ADD. ADD. ADD.
MODE3
MODE0
Figure 18: 4K-byte Sector Erase Sequence
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 24/40
Chip Erase
The Chip Erase instruction clears all bits in the device to FFH. A
Chip Erase instruction will be ignored if any of the memory area is
protected. Prior to any Write operation, the Write Enable (WREN)
instruction must be executed. CE must remain active low for
the duration of the Chip-Erase instruction sequence. The Chip
Erase instruction is initiated by executing an 8-bit command, 60H
or C7H. CE must be driven high before the instruction is
executed. The user may poll the BUSY bit in the Software Status
Register or wait TCE for the completion of the internal self-timed
Chip Erase cycle. See Figure 19 for the Chip Erase sequence.
Figure 19: Chip Erase Sequence
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows reading of
the status register. The status register may be read at any time
even during a Write (Program/Erase) operation. When a Write
operation is in progress, the BUSY bit may be checked before
sending any new commands to assure that the new commands
are properly received by the device.
CE must be driven low before the RDSR instruction is entered
and remain low until the status data is read. The RDSR-1
instruction code is “05H” for Status Register-1 and RDSR-2
instruction code is “35H” for Status Register-2. Read Status
Register is continuous with ongoing clock cycles until it is
terminated by a low to high transition of the CE . See Figure 20
for the RDSR instruction sequence.
Figure 20: Read Status Register (RDSR-1 or RDSR-2) Sequence
CE
SCK
SI
01234567
MSB
HI GH IM PENAN CE
SO
60 or C7
MOD E3
MODE0
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14MOD E3
MODE0
SI
CE
MSB
05 or 35
SO
MSB
HIGH IMPEDANCE Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
Status
R
e
g
iste
r
-1 o
r
-2 Data Out
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 25/40
Write Enable (WREN)
The Write Enable (WREN) instruction sets the Write-Enable-
Latch bit in the Software Status Register to 1 allowing Write
operations to occur.
The WREN instruction must be executed prior to any Write
(Program/Erase) operation. CE must be driven high before the
WREN instruction is executed.
Figure 21: Write Enable (WREN) Sequence
Write Disable (WRDI)
The Write Disable (WRDI) instruction resets the Write-Enable-
Latch bit to 0 disabling any new Write operations from occurring
or exits from OTP mode to normal mode.
CE must be driven high before the WRDI instruction is
executed.
Figure 22: Write Disable (WRDI) Sequence
Enable Write Status Register (EWSR)
The Enable Write Status Register (EWSR) instruction arms the
Write Status Register (WRSR) instruction and opens the status
register for alteration. The Enable Write Status Register
instruction does not have any effect and will be wasted, if it is not
followed immediately by the Write Status Register (WRSR)
instruction. CE must be driven low before the EWSR instruction
is entered and must be driven high before the EWSR instruction
is executed.
CE
SCK
SI
01234567
MSB
HI GH IM PENAN CE
SO
06
MOD E3
MODE0
CE
SCK
SI
01234567
MSB
HI GH IM PENAN CE
SO
04
MOD E3
MODE0
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 26/40
Write Status Register (WRSR)
The Write Status Register instruction writes new values to the
BP2, BP1, BP0, BPL (Status Register-1) and QE (Status
Register-2) bits of the status register. CE must be driven low
before the command sequence of the WRSR instruction is
entered and driven high before the WRSR instruction is executed.
CE must be driven high after the eighth or sixteenth bit of data
that is clocked in. If it is not done, the WRSR instruction will not
be issued. If CE is high after the eighth bits of data, the QE bit
will be cleared to 0. See Figure 23 for EWSR or WREN and
WRSR instruction sequences.
Executing the Write Status Register instruction will be ignored
when WP is low and BPL bit is set to “1”. When the WP is
low, the BPL bit can only be set from “0” to “1” to lock down the
status register, but cannot be reset from “1” to “0”.
When WP is high, the lock-down function of the BPL bit is
disabled and the BPL, BP0, BP1,and BP2 bits in the status
register can all be changed. As long as BPL bit is set to 0 or WP
pin is driven high (VIH) prior to the low-to-high transition of the
CE pin at the end of the WRSR instruction, the bits in the status
register can all be altered by the WRSR instruction. In this case,
a single WRSR instruction can set the BPL bit to “1” to lock down
the status register as well as altering the BP0; BP1 and BP2 bits
at the same time. See Table 4 for a summary description of WP
and BPL functions.
Figure 23: Enable Write Status Register (EWSR) or Write Enable (WREN) and Write Status Register (WRSR)
Enter OTP Mode (ENSO)
The ENSO (B1H) instruction is for entering the additional 512
bytes secured OTP mode. The additional 512 bytes secured OTP
sector is independent from main array, which may use to store
unique serial number for system identifier. User must unprotect
whole array (BP0=BP1=BP2=0), prior to any Program operation
in OTP sector. After entering the secured OTP mode, only the
secured OTP sector can be accessed and user can only follow
the Read or Program procedure with OTP address range
(address bits [A23 –A9] must be “0”). The secured OTP data
cannot be updated again once it is lock down or has been
programmed. In secured OTP mode, WRSR command will
ignore the input data and lock down the secured OTP sector
(OTP_lock bit =1). To exit secured OTP mode, user must
execute WRDI command. RES can be used to verify the secured
OTP status as shown in Table 6.
Figure 24: Enter OTP Mode (ENSO) Sequence
CE
SCK
SI
01234567
MSBMSB
HIGH IMPENANCE
SO
50 or 06
MODE3
MODE0
7654321015 14 13 12 981110
01
012345678910 11 12 13 14 151617 1819 20 21 22 23
Stauts Register - 1
Data In
Stauts Register - 2
Data In
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 27/40
OTP Sector Address
Size Address Range
512 bytes 000000H ~ 0001FFH
Note: The OTP sector is an independent Sector.
Deep Power Down (DP)
The Deep Power Down instruction is for minimizing power
consumption (the standby current is reduced from ISB1 to ISB2.).
This instruction is initiated by executing an 8-bit command, B9H,
and then CE must be driven high. After CE is driven high, the
device will enter to deep power down within the duration of TDP.
Once the device is in deep power down status, all instructions will
be ignored except the Release from Deep Power Down
instruction (RDP) and Read Electronic Signature instruction
(RES). The device always power-up in the normal operation with
the standby current (ISB1). See Figure 25 for the Deep Power
Down instruction.
Figure 25: Deep Power Down Instruction
Release from Deep Power Down (RDP) and Read Electronic-Signature (RES)
The Release form Deep Power Down and Read
Electronic-Signature instruction is a multi-purpose instruction.
The instruction can be used to release the device from the deep
power down status. This instruction is initiated by driving CE
low and executing an 8-bit command, ABH, and then drive CE
high. See Figure 26 for RDP instruction. Release from the deep
power down will take the duration of TRES1 before the device will
resume normal operation and other instructions are accepted.
CE must remain high during TRES1.
The instruction also can be used to read the 8-bit Electronic-
Signature of the device on the SO pin. It is initiated by driving
CE low and executing an 8-bit command, ABH, followed by 3
dummy bytes. The Electronic-Signature byte is then output from
the device. The Electronic-Signature can be read continuously
until CE go high. See Figure 27 for RES sequence. After
driving CE high, it must remain high during for the duration of
TRES2, and then the device will resume normal operation and
other instructions are accepted.
The instruction is executed while an Erase, Program or WRSR
cycle is in progress is ignored and has no effect on the cycle in
progress. In OTP mode, user also can execute RES to confirm
the status of OTP.
SCK
01234567MOD E3
MODE0
SI
CE
Standard Current
TDP
MSB
B9
Deep Power Down Current
(ISB 2 )
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 28/40
Figure 26: Release from Deep Power Down (RDP) Instruction
Figure 27: Read Electronic -Signature (RES) Sequence
Table 6: Electronic Sig nature Data
Command Mode Electronic Signature Data
Normal 15H
In secured OTP mode &
non lock down (OTP_lock =0) 35H
RES
In secured OTP mode &
lock down (OTP_lock =1) 75H
SCK
01234567MOD E3
MODE0
SI
CE
Standby Current
TRES1
MSB
AB
Deep Power Down Current
(
ISB 2
)
SO
HIGH IM PEDANCE
SCK
0123456789
MOD E3
MODE0
SI
CE
Standby
Current
TRES2
MSB
AB
Deep Power Down Current
(
ISB2
)
SO
HIGH IMPEDANCE
SS
30 31 32 3 3 34 35 36 37 38
SS
Electronic-Signature Data Out
SS
MSB
3DummyBytes
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 29/40
JEDEC Read-ID
The JEDEC Read-ID instruction identifies the device as
F25L32QA and the manufacturer as ESMT. The device
information can be read from executing the 8-bit command, 9FH.
Following the JEDEC Read-ID instruction, the 8-bit
manufacturer’s ID, 8CH, is output from the device. After that, a
16-bit device ID is shifted out on the SO pin. Byte1, 8CH,
identifies the manufacturer as ESMT. Byte2, 40H, identifies the
memory type as SPI Flash. Byte3, 16H, identifies the device as
F25L32QA. The instruction sequence is shown in Figure 28.
The JEDEC Read ID instruction is terminated by a low to high
transition on CE at any time during data output. If no other
command is issued after executing the JEDEC Read-ID
instruction, issue a 00H (NOP) command before going into
Standby Mode ( CE =VIH).
Figure 28: JEDEC Read-ID Sequence
Table 7: JEDEC Read-ID Data
Device ID
Manufacturer’s ID
(Byte 1) Memory Type
(Byte 2) Memory Capacity
(Byte 3)
8CH 40H 16H
CE
SCK
SI
MSB
HIGH IMPENANCE
SO
9F
MODE3
MODE0
012345678910 11 12 13 1415 1617 1819 2021 22 23 24 25 2627 2829 3031
8C
MSB
40 16
MSB MSB
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 30/40
Read-ID (RDID)
The Read-ID instruction (RDID) identifies the devices as
F25L32QA and manufacturer as ESMT. This command is
backward compatible to all ESMT SPI devices and should be
used as default device identification when multiple versions of
ESMT SPI devices are used in one design. The device
information can be read from executing an 8-bit command, 90H,
followed by address bits [A23 -A0]. Following the Read-ID
instruction, the manufacturer’s ID is located in address 000000H
and the device ID is located in address 000001H.
Once the device is in Read-ID mode, the manufacturer’s and
device ID output data toggles between address 000000H and
000001H until terminated by a low to high transition on CE .
Figure 29: Read ID Sequence
Table 8: Product ID Data
Address Byte1 Byte2
8CH 15H
000000H
Manufacturer’s ID Device ID
ESMT F25L32QA
15H 8CH
000001H Device ID
ESMT F25L32QA Manufacturer’s ID
CE
SCK
SI
012345678 15 16 23 24 31 32 39 40 47 48 55 56 63
MSB
MSB
HIGH IMPENANCE
SO
90 00 00 ADD1
MODE3
MODE0
Note: The Manufacture’s an d Device ID o utput stream i s continu ous until terminated by a low to high transition on CE.
1. 00H will output the Manufacture’s ID first and 01H will output Device ID first before toggling between the two. .
HIGH
IMPENA NCE
8C 8C15 15
MSB
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 31/40
ELECTRICAL SPECIFICATIONS
Absolute Maximum Stress Ratings
(Applied conditions are greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the
operational sections of this datasheet is not implied. Exposure to absolute maximum stress rating conditions may affect device
reliability.)
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VDD+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -2.0V to VDD+2.0V
Package Power Dissipation Capability (TA = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W
Surface Mount Lead Soldering Temperature (3 Seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 240°C
Output Short Circuit Current (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
( Note 1: Output shorted for no more than one second. No more than one output shorted at a time. )
TABLE 9: AC CONDITIONS OF TEST
TABLE 10: OPERATING RA NGE
Parameter Symbol Value Unit
VDD 2.7 ~ 3.6 V
Operating Supply Voltage
VDD (FCLK > 50MHz) 3.0 ~ 3.6 V
Ambient Operating Temperature TA 0 ~ 70 ℃
TABLE 11: DC OPERATING CHARACTERISTICS
Limits
Symbol Parameter Min Max Unit Test Condition
Standard 15
Dual 18
IDDR1 Read Current
@ 33MHz Quad 20
mA CE =0.1 VDD/0.9 VDD, SO=open
Standard 20
Dual 23
IDDR2 Read Current
@ 50MHz Quad 25
mA CE =0.1 VDD/0.9 VDD, SO=open
Standard 23
Dual 25
IDDR3 Read Current
@ 86MHz Quad 28
mA CE =0.1 VDD/0.9 VDD, SO=open
Standard 25
Dual 28
IDDR4 Read Current
@ 100MHz Quad 30
mA CE =0.1 VDD/0.9 VDD, SO=open
IDDW Program and Erase Current 35 mA CE =VDD
ISB1 Standby Current 30 µA
CE =VDD, VIN =VDD or VSS
ISB2 Deep Power Down Current 5 µA CE =VDD, VIN =VDD or VSS
ILI Input Leakage Current 1 µA VIN=GND to VDD, VDD=VDD Max
ILO Output Leakage Current 1 µA VOUT=GND to VDD, VDD=VDD Max
VIL Input Low Voltage 0.8 V VDD=VDD Min
VIH Input High Voltage 0.7 x VDD V VDD=VDD Max
VOL Output Low Voltage 0.2 V IOL=100 µA, VDD=VDD Min
VOH Output High Voltage VDD-0.2 V IOH=-100 µA, VDD=VDD Min
Input Rise/Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Output Load . . . . . . . . . . . . . . . . . . . . . . . . CL = 15 pF for ≧75MHz
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .CL = 30 pF for ≦50MHz
See Figures 34 and 35
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 32/40
TABLE 12: LATCH UP CHARACTERISTIC
Symbol Parameter Minimum Unit Test Method
ILTH1 Latch Up 100 + IDD mA JEDEC Standard 78
Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 13: CAPACITANCE (TA = 25°C, f=1 MHz, other pins open)
Parameter Description Test Condition Maximum
COUT1 Output Pin Capacitance VOUT = 0V 12 pF
CIN1 Input Capacitance VIN = 0V 6 pF
Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
TABLE 14: AC OPERATING CHARACTERISTICS
Normal 33MHz Fast 50 MHz Fast 86 MHz Fast 100 MHz
Symbol Parameter Min Max Min Max Min Max Min Max
Unit
FCLK Serial Clock Frequency 33 50 86 100 MHz
TSCKH Serial Clock High Time 13 9 7 5 ns
TSCKL Serial Clock Low Time 13 9 7 5 ns
TCES1 CE Active Setup Time 5 5 5 5 ns
TCEH1 CE Active Hold Time 5 5 5 5 ns
TCHS1 CE Not Active Setup Time 5 5 5 5 ns
TCHH1 CE Not Active Hold Time 5 5 5 5 ns
TCPH CE High Time 100 100 100 100 ns
TCHZ CE High to High-Z Output 9 9 9 9 ns
TCLZ SCK Low to Low-Z Output 0 0 0 0 ns
TDS Data In Setup Time 3 3 3 3 ns
TDH Data In Hold Time 3 3 3 3 ns
THLS HOLD Low Setup Time 5 5 5 5 ns
THHS HOLD High Setup Time 5 5 5 5 ns
THLH HOLD Low Hold Time 5 5 5 5 ns
THHH HOLD High Hold Time 5 5 5 5 ns
THZ HOLD Low to High-Z Output 9 9 9 9 ns
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 33/40
TABLE 14: AC OPERATING CHARACTERISTICS - Continued
Normal 33MHz Fast 50 MHz Fast 86 MHz Fast 100 MHz
Symbol Parameter Min Max Min Max Min Max Min Max
Unit
TLZ HOLD High to Low-Z Output 9 9 9 9 ns
TOH Output Hold from SCK Change 0 0 0 0 ns
TV Output Valid from SCK 12 8 8 8 ns
TDP CE High to Deep Power Down Mode 3 3 3 3 us
TRES1 CE High to Standby Mode ( for DP) 3 3 3 3 us
TRES2 CE High to Standby Mode (for RES) 1.8 1.8 1.8 1.8 us
Note 1: Relative to SCK.
TABLE 15: ERASE AND PROGRAMMING PERFORMANCE
Limit
Parameter Symbol
Typ2 Max3 Unit
Sector Erase Time TSE 90 300 ms
Block Erase Time TBE 1 2 s
Chip Erase Time TCE 25 50 s
Byte Programming Time TBP 7 30 us
Page Programming Time TPP 1.5 5 ms
Chip Programming Time 50 100 s
Erase/Program Cycles1 100,000 - Cycles
Data Retention 20 - Years
Notes:
1. Not 100% Tested, Excludes external system level over head.
2. Typical values measured at 25°C, 3V.
3. Maximum values measured at 85°C, 2.7V.
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 34/40
Figure 30: Serial Input Timing Diagram
Figure 31: Serial Output Timing Diagram
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 35/40
CE
SCK
SO
SI
HOLD
Figure 32: HOLD Timing Diagram
Time
V
CC
V
CC
(max)
V
CC
(min)
V
WI
T
PUW
T
VSL
Reset
State
Read command
is allowed Device is fully
accessible
Program, Erase and Write command is ignored
CE must track V
CC
Figure 33: Power-Up Timing Diagram
Table 16: Power-Up Timing and VWI Threshold
Parameter Symbol Min. Max. Unit
VCC(min) to CE low TVSL 10 us
Time Delay before Write instruction TPUW 10 ms
Write Inhibit Threshold Voltage VWI 1 2 V
Note: These parameters are characterized only.
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 36/40
Figure 34: AC Input/Output Reference Waveforms
Figure 35: A Test Load Example
Input timing re
f
erence le
v
el Output timing reference level
0.8VCC
0.2VCC
0.7VCC
0.3VCC 0.5VCC
AC
Measurement
Level
Note : In
p
ut
p
ulse rise an
d
f
all time are <5ns
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 37/40
PACKING DIMENSIONS
8-LEAD SOIC 200 mil ( official name – 209 mil )
A1
A2
SEATING PLANE
D
b
e
E
14
85
DETAIL "X"
θ
L1
L
AE1
Dimension in mm Dimension in inch Dimension in mm Dimension in inch
Symbol Min Norm Max Min Norm Max Symbol Min Norm Max Min Norm Max
A --- --- 2.16 --- --- 0.085 E 7.70 7.90 8.10 0.303 0.311 0.319
A1 0.05 0.15 0.25 0.002 0.006 0.010 E1 5.18 5.28 5.38 0.204 0.208 0.212
A2 1.70 1.80 1.91 0.067 0.071 0.075 L 0.50 0.65 0.80 0.020 0.026 0.032
b 0.36 0.41 0.51 0.014 0.016 0.020 e 1.27 BSC 0.050 BSC
c 0.19 0.20 0.25 0.007 0.008 0.010 L1 1.27 1.37 1.47 0.050 0.054 0.058
D 5.13 5.23 5.33 0.202 0.206 0.210
θ
°0 --- °8 °0 --- °8
Controlling dimension : millimenter
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 38/40
PACKING DIMENSIONS
16-LEAD SOIC ( 300 mil )
L
DETAIL "X"
"X"
8
9
GAUGE PLANE
SEATING PLANE
1
16
D
be
A1 A2
A
C
0.25
0
E
A
E1
Dimension in mm Dimension in inch Dimension in mm Dimension in inch
Symbol Min Norm Max Min Norm Max Symbol Min Norm Max Min Norm Max
A --- --- 2.65 --- --- 0.104 E 10.30 BSC 0.406 BSC
A1 0.1 --- 0.3 0.004 --- 0.012 E1 7.50 BSC 0.295 BSC
A2 2.05 --- --- 0.081 --- --- L 0.40 --- 1.27 0.016 --- 0.050
b 0.31 --- 0.51 0.012 --- 0.020 e 1.27 BSC 0.050 BSC
c 0.20 --- 0.33 0.008 --- 0.013
θ
°0 --- °8 °0 --- °8
D 10.10 10.30 10.50 0.400 0.406 0.413
Controlling dimension : millimenter
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 39/40
Revision History
Revision Date Description
0.1 2008.07.02 Original
0.2 2008.01.13
1.Add 16-pin SOIC package
2.Add the specification of 86MHz
3.Modify the size of OTP security sector
4.Modify typo error
5.Modify headline and the specification of TCE
6.Delete TBP1 and the rating of Temperature Under Bias
1.0 2009.07.20
1.Delete “Preliminary”
2.Modify the size of OTP security sector
3.Modify the description of OTP mode
4.Delete AAI word program
1.1 2010.01.07 1.Modify the specification of TVSL
2.Delete TPU-READ & TPU-WRITE
ESMT
F25L32QA
Elite Semiconductor Memory Technology Inc. Publication Date: Jan. 2010
Revision: 1.1 40/40
Important Notice
All rights reserved.
No part of this document may be reproduced or duplicated in any form or
by any means without the prior permission of ESMT.
The contents contained in this document are believed to be accurate at
the time of publication. ESMT assumes no responsibility for any error in
this document, and reserves the right to change the products or
specification in this document without notice.
The information contained herein is presented only as a guide or
examples for the application of our products. No responsibility is
assumed by ESMT for any infringement of patents, copyrights, or other
intellectual property rights of third parties which may result from its use.
No license, either express, implied or otherwise, is granted under any
patents, copyrights or other intellectual property rights of ESMT or
others.
Any semiconductor devices may have inherently a certain rate of failure.
To minimize risks associated with customer's application, adequate
design and operating safeguards against injury, damage, or loss from
such failure, should be provided by the customer when making
application designs.
ESMT's products are not authorized for use in critical applications such
as, but not limited to, life support devices or system, where failure or
abnormal operation may directly affect human lives or cause physical
injury or property damage. If products described here are to be used for
such kinds of application, purchaser must do its own quality assurance
testing appropriate to such applications.
