P1817A/B Low-Power Mobile VGA EMI Reduction IC Features Product Description The P1817 is a versatile spread spectrum frequency modulator designed specifically for input clock frequencies. The P1817 reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of downstream clock and data dependent signals. The P1817 allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations. * FCC approved method of EMI attenuation. * Generates a low EMI spread spectrum clock of the input frequency. * Optimized for frequency range from: P1817A - 20 to 32MHz P1817B - 10 to 20MHz * Internal loop filter minimizes external components and board space. * Two selectable spread ranges. * Low inherent cycle-to-cycle jitter. The P1817 modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called `spread spectrum clock generation.' * 3.3V or 5V operating voltage range. * TTL or CMOS compatible inputs and outputs. * Ultra-low power CMOS design. 3.17mA @ 3.3V, 10MHz | 6.20mA @ 5.0V, 10MHz 4.28mA @ 3.3V, 14MHz | 7.50mA @ 5.0V, 14MHz 5.50mA @ 3.3V, 20MHz | 9.50mA @ 5.0V, 20MHz * Supports notebook VGA and other LCD timing controller applications. * SSON / SBM pin for Spread Spectrum On/Off and Standby Mode controls. The P1817 uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method. * Available in 8-pin SOIC package. Applications The P1817 is targeted towards notebook LCD displays, and other displays using an LVDS interface, PC peripheral devices, and embedded systems. SR0 Block Diagram SSON VDD PLL Modulation CLKIN / XIN XOUT Frequency Divider Feedback Divider Phase Detector Loop Filter VCO Output Divider REF ModOUT (c)2010 SCILLC. All rights reserved. NOVEMBER 2010 - Rev. 2.1 VSS Publication Order Number: P1817/D P1817A/B Pin Configuration CLKIN / XIN 1 VSS 2 8 XOUT 7 VDD 3 6 REF SSON / SBM 4 5 ModOUT P1817A/B SR0 Pin Description Pin# Pin Name Type Description 1 CLKIN / XIN I Crystal connection or external reference frequency input. This pin has dual functions. It can be connected either to an external crystal or an external reference clock. To put the part into standby mode, disable the input clock signal to this pin and pull SSON/SBM (pin4) low. Refer to Standby Mode Selection Table. 2 VSS P Ground Connection. Connect to system ground. 3 SR0 I 4 SSON / SBM I 5 ModOUT O 6 REF O Reference Output. 7 VDD P Connect to +3.3V or 5.0V. 8 XOUT O Connect to crystal. No connect if externally generated clock signal is used. Digital logic input used to select Spreading Range. Refer to Spread Spectrum Selection Table. This pin has an internal pull-up resistor. Spread Spectrum On/Off and standby mode control. Refer to Standby Mode Selection Table. Spread spectrum clock output or Reference output. Refer to Standby Mode Selection Table. Rev. 2 | Page 2 of 8 | www.onsemi.com P1817A/B Standby Mode Selection CLKIN SSON / SBM Spread Spectrum ModOUT PLL Mode Disabled 0 N/A Disabled Disabled Standby Disabled 1 N/A Disabled Free Running Free Running Enabled 0 OFF Reference Disabled Buffer out Enabled 1 ON Normal Normal Normal Spread Range Selection, VDD = 5V CLKIN Frequency 10MHz 14.318MHz 15MHz 20MHz SR0 Spreading Range 1 1.50% 0 1.90% 1 1.36% 0 1.64% 1 1.30% 0 1.50% 1 0.95% 0 1.125% SR0 Spreading Range 1 1.50% 0 1.65% 1 1.40% 0 1.70% 1 1.37% 0 1.63% 1 1.10% 0 1.28% Modulation Rate (CLKIN/10)*20.83KHz Spread Range Selection, VDD = 3.3V CLKIN Frequency 10MHz 14.318MHz 15MHz 20MHz Rev. 2 | Page 3 of 8 | www.onsemi.com Modulation Rate (CLKIN/10)*20.83KHz P1817A/B Schematic for Notebook VGA Application Crystal 27pF 27pF GND 1 2 VDD 0 0 VDD 0 Use either pull-up or pull-down Resistor with 0. 0 XOUT CLKIN / XIN VSS VDD 7 3 SR0 P1817A/B 4 SSON / SBM VDD GND 8 Ferrite Bead 0.1uF 0.1uF GND REF 6 GND ModOUT 5 Reference clock output. 10 to 20MHz and 20 to 32MHz EMI reduced clock output. Pull pin 4 low to turn Spread Spectrum OFF and enable Standby Mode1. 1 To set the P1817 to standby mode, disable the input clock (pin 1, CLKIN) and pull pin 4 SSON / SBM low. Absolute Maximum Ratings Symbol VDD, VIN TSTG Rating Unit Voltage on any pin with respect to GND Parameter -0.5 to +7.0 V Storage temperature -65 to +125 C Ts Max. Soldering Temperature (10 sec) 260 C TJ Junction Temperature 150 C 2 KV TDV Static Discharge Voltage (As per JEDEC STD22- A114-B) Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Rev. 2 | Page 4 of 8 | www.onsemi.com P1817A/B Operating Conditions Parameter Min Max Unit Supply Voltage 2.7 5.5 V TA Operating Temperature (Ambient Temperature) -40 +85 C CL Load Capacitance 15 pF CIN Input Capacitance 7 pF VDD Description DC Electrical Characteristics Symbol Parameter Min Typ Max Unit VIL Input low voltage GND-0.3 0.8 V VIH Input high voltage 2.0 VDD+0.3 V -35 A 35 A IIL IIH Input low current (pull-up resistors on inputs SR0, and SSON / SBM) Input high current (pull-down resistors on inputs SR0, and SSON / SBM) IXOL XOUT output low current IXOH XOUT output high current VOL Output low voltage VOH Output high voltage @ 0.4V, VDD = 3.3V 3 @ 0.4V, VDD = 5.0V 20 @ 2.5V, VDD = 3.3V 3 @ 4.5V, VDD = 5.0V 20 VDD = 3.3V, IOL = 20mA IDD VDD tON ZOUT Dynamic supply current standby mode mA 0.4 VDD = 5.0V, IOL = 20mA VDD = 3.3V, IOH = 20mA 2.5 VDD = 5.0V, IOH = 20mA 4.5 Normal Mode ICC mA fIN-min V fIN-typ fIN-max 3.3Vand 10pF loading 3.2 7.0 5.0Vand 10pF loading 6.2 13.6 Static supply current standby mode Operating voltage 0.6 2.7 Power up time (first locked clock cycle after power up) Clock output impedance Rev. 2 | Page 5 of 8 | www.onsemi.com V 3.3 mA mA 5.5 V 0.18 mS 50 P1817A/B AC Electrical Characteristics Symbol fIN fOUT 1 tLH tHL 1 Max Unit Input frequency (See device type P1817A or 1817B) 10 32 MHz Output frequency (See device type P1817A or 1817B) 10 32 MHz Output rise time Output fall time tJC Jitter (cycle-to-cycle) tD Output duty cycle Parameter Measured at 0.8V to 2.0V Min 0.7 Measured at 1.2V to 3.75V Measured at 0.8V to 2.0V 0.6 1.1 0.8 1.0 0.75 45 Rev. 2 | Page 6 of 8 | www.onsemi.com 0.9 0.75 Measured at 1.2V to 3.75V Note: 1. tLH and tHL are measured into a capacitive load of 15pF. Typ 50 nS nS 360 pS 55 % P1817A/B Package Information 8-lead (150-mil) SOIC Package H E D A2 A C D e A1 L B Dimensions Symbol Inches Min Max Millimeters Min Max A1 0.004 0.010 0.10 0.25 A 0.053 0.069 1.35 1.75 A2 0.049 0.059 1.25 1.50 B 0.012 0.020 0.31 0.51 C 0.007 0.010 0.18 0.25 D 0.193 BSC 4.90 BSC E 0.154 BSC 3.91 BSC e 0.050 BSC 1.27 BSC H 0.236 BSC 6.00 BSC L 0.016 0.050 0 8 0.41 1.27 0 8 Rev. 2 | Page 7 of 8 | www.onsemi.com P1817A/B Ordering Code Part Number Marking Package Type Temperature P1817AF-08SR ABA 8-Pin SOIC, Tape & Reel, Pb free 0C to 70C P1817BF-08SR ABC 8-Pin SOIC, Tape & Reel, Pb free 0C to 70C A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 Rev. 2 | Page 8 of 8 | www.onsemi.com ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative