

**FEATURES**

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 25  $\mu$ A (Max.) @  $V_{DS} = 600V$
- Lower  $R_{DS(on)}$  : 3.892  $\Omega$  (Typ.)

 $BV_{DSS} = 600\text{ V}$  $R_{DS(on)} = 5.0\text{ }\Omega$  $I_D = 2\text{ A}$ 

TO-220



1.Gate 2.Drain 3.Source

**Absolute Maximum Ratings**

Symbol	Characteristic	Value	Units
$V_{DSS}$	Drain-to-Source Voltage	600	V
$I_D$	Continuous Drain Current ( $T_c=25^\circ\text{C}$ )	2	A
	Continuous Drain Current ( $T_c=100^\circ\text{C}$ )	1.3	
$I_{DM}$	Drain Current-Pulsed	① 6	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 30$	V
$E_{AS}$	Single Pulsed Avalanche Energy	② 131	mJ
$I_{AR}$	Avalanche Current	① 2	A
$E_{AR}$	Repetitive Avalanche Energy	① 5.4	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	③ 3.0	V/ns
$P_D$	Total Power Dissipation ( $T_c=25^\circ\text{C}$ )	54	W
	Linear Derating Factor	0.43	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

**Thermal Resistance**

Symbol	Characteristic	Typ.	Max.	Units
$R_{eJC}$	Junction-to-Case	—	2.32	$^\circ\text{C/W}$
$R_{eCS}$	Case-to-Sink	0.5	—	
$R_{eJA}$	Junction-to-Ambient	—	62.5	

## Electrical Characteristics ( $T_c=25^\circ\text{C}$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$BV_{DSS}$	Drain-Source Breakdown Voltage	600	—	—	V	$V_{GS}=0V, I_D=250\mu\text{A}$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	—	0.77	—	V/ $^\circ\text{C}$	$I_D=250\mu\text{A}$ See Fig 7
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=5V, I_D=250\mu\text{A}$
$I_{GSS}$	Gate-Source Leakage, Forward	—	—	100	nA	$V_{GS}=30V$
	Gate-Source Leakage, Reverse	—	—	-100		$V_{GS}=-30V$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{DS}=600V$
		—	—	250		$V_{DS}=480V, T_c=125^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-State Resistance	—	—	5.0	$\Omega$	$V_{GS}=10V, I_D=1A$ ④
$g_{fs}$	Forward Transconductance	—	1.37	—	$\text{S}$	$V_{DS}=50V, I_D=1A$ ④
$C_{iss}$	Input Capacitance	—	315	410	pF	$V_{GS}=0V, V_{DS}=25V, f=1\text{MHz}$ See Fig 5
$C_{oss}$	Output Capacitance	—	38	45		
$C_{rss}$	Reverse Transfer Capacitance	—	14	17		
$t_{d(on)}$	Turn-On Delay Time	—	12	35	ns	$V_{DD}=300V, I_D=2A,$ $R_G=18\Omega$ See Fig 13 ④ ⑤
$t_r$	Rise Time	—	15	40		
$t_{d(off)}$	Turn-Off Delay Time	—	41	90		
$t_f$	Fall Time	—	16	40		
$Q_g$	Total Gate Charge	—	15	21	nC	$V_{DS}=480V, V_{GS}=10V,$ $I_D=2A$ See Fig 6 & Fig 12 ④ ⑤
$Q_{gs}$	Gate-Source Charge	—	2.6	—		
$Q_{gd}$	Gate-Drain("Miller") Charge	—	6.7	—		


## Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
$I_s$	Continuous Source Current	—	—	2	A	Integral reverse pn-diode in the MOSFET
$I_{SM}$	Pulsed-Source Current ①	—	—	6		
$V_{SD}$	Diode Forward Voltage ④	—	—	1.4	V	$T_c=25^\circ\text{C}, I_s=2A, V_{GS}=0V$
$t_{rr}$	Reverse Recovery Time	—	280	—	ns	$T_c=25^\circ\text{C}, I_F=2A$ $dI/dt=100A/\mu\text{s}$ ④
$Q_{rr}$	Reverse Recovery Charge	—	0.62	—	$\mu\text{C}$	


### Notes :

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ②  $L=60\text{mH}, I_{AS}=2A, V_{DD}=50V, R_G=27\Omega$ , Starting  $T_J=25^\circ\text{C}$
- ③  $I_{SD}\leq 2A$ ,  $dI/dt\leq 80A/\mu\text{s}$ ,  $V_{DD}\leq BV_{DSS}$ , Starting  $T_J=25^\circ\text{C}$
- ④ Pulse Test : Pulse Width =  $250\mu\text{s}$ , Duty Cycle  $\leq 2\%$
- ⑤ Essentially Independent of Operating Temperature


**Fig 1. Output Characteristics**




**Fig 2. Transfer Characteristics**




**Fig 3. On-Resistance vs. Drain Current**




**Fig 4. Source-Drain Diode Forward Voltage**




**Fig 5. Capacitance vs. Drain-Source Voltage**




**Fig 6. Gate Charge vs. Gate-Source Voltage**




**Fig 7. Breakdown Voltage vs. Temperature**




**Fig 8. On-Resistance vs. Temperature**




**Fig 9. Max. Safe Operating Area**




**Fig 10. Max. Drain Current vs. Case Temperature**




**Fig 11. Thermal Response**



**Fig 12. Gate Charge Test Circuit & Waveform**



**Fig 13. Resistive Switching Test Circuit & Waveforms**



**Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**




Fig 16. Peak Diode Recovery dv/dt Test Circuit &amp; Waveforms

