IDT728985 TIME SLOT INTERCHANGE DIGITAL SWITCH 256 x 256 FEATURES: * * * * * * * * * * and write access to individual channels. As an important function of a digital switch is to maintain sequence integrity and minimize throughput delay, the IDT728985 is an ideal solution for most switching needs. 256 x 256 channel non-blocking switch Automatic signal identification (ST-BUS(R), GCI) 8 RX inputs -- 32 channels at 64 Kbit/s per serial line 8 TX outputs -- 32 channels at 64 Kbit/s per serial line Three-state serial outputs Microprocessor Interface (8-bit data bus) Frame Integrity for data applications 5V Power Supply Operating Temperature Range -40C to +85C Available in 44-pin Plastic Leaded Chip Carrier (PLCC), 44-pin Plastic Quad Flatpack (PQFP) and 40-pin Plastic Dip (P-DIP) FUNCTIONAL DESCRIPTION Frame sequence, constant throughput delay, and guaranteed minimum delay are high priority requirements in today's integrated data and multimedia networks. The IDT728985 provides these functions on a per-channel basis using a standard microprocessor control interface. Each of the eight serial lines is designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data. In Processor Mode, the microprocessor can access the input and output time slots to control other devices such as ISDN transceivers and trunk interfaces. Supporting both GCI and ST-BUS(R) formats, IDT728985 has incorporated an internal circuit to automatically identify the polarity and format of the frame synchronization. DESCRIPTION: The IDT728985 is a ST-BUS(R)/GCI compatible digital switch controlled by a microprocessor. The IDT728985 can handle as many as 256, 64 Kbit/s input and output channels. Those 256 channels are divided into 8 serial inputs and outputs, each of which consists of 32 channels. The IDT728985 provides perchannel variable or constant throughput delay modes and microprocessor read A functional block diagram of the IDT728985 device is shown on page 1. The serial streams operate continuously at 2.048 Mb/s and are arranged in 125s wide frames each containing 32, 8-bit channels. Eight input (RX0-7) and FUNCTIONAL BLOCK DIAGRAM C4i F0i VCC Timing Unit RX0 ODE GND TX0 Output MUX RX1 TX1 TX2 RX2 RX3 RX4 Receive Serial Data Streams RX5 Transmit Serial Data Streams Data Memory Control Register RX6 RX7 Connection Memory TX3 TX4 TX5 TX6 Microprocessor Interface TX7 5708 drw01 DS CS R/W A0/ DTA D0/ A5 D7 CCO APRIL 2001 2001 Integrated Device Technology, Inc. 1 DSC-5708/2 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range TX1 TX2 DNC(1) 36 35 34 ODE TX0 37 RX0 DTA CCO 40 39 RX1 41 38 RX2 42 40 DNC(1) TX2 DNC(1) 41 44 TX1 42 INDEX 43 ODE TX0 43 CCO DTA 2 44 RX1 RX0 3 RX2 4 DNC(1) 6 INDEX 5 PIN CONFIGURATION 7 39 TX3 RX3 1 33 TX3 RX4 8 38 TX4 RX4 2 32 TX4 RX5 9 37 TX5 RX5 3 31 TX5 RX6 10 36 TX6 RX6 4 30 TX6 RX7 11 35 TX7 5 29 TX7 VCC 12 34 GND RX7 VCC 6 28 GND F0i 13 33 D0 C4i 14 32 D1 26 D1 3 38 TX0 9 25 RX2 4 37 TX1 A1 10 24 D2 D3 RX3 5 36 TX2 A2 11 23 D4 RX4 6 35 TX3 RX5 7 34 TX4 RX6 8 33 TX5 RX7 9 32 TX6 VCC 10 31 TX7 F0i 11 30 GND C4i 12 29 D0 PLCC: 0.05in. pitch, 0.65in. x 0.65in. (J44-1, order code: J) TOP VIEW NOTE: 1. DNC - Do Not Connect A0 13 28 D1 A1 14 27 D2 A2 15 26 D3 A3 16 25 D4 A4 17 24 D5 A5 18 23 D6 DS 19 22 D7 R/W 20 21 CS DNC(1) D5 D6 D7 CS R/W DS A5 5708 drw03 A4 5708 drw02 22 8 RX1 C4i A0 20 ODE 21 39 19 2 17 D0 RX0 18 27 16 7 15 F0i 14 CCO 12 40 13 1 A3 28 DNC(1) D5 D6 D7 23 CS DS R/W A5 A4 A3 DNC(1) 26 D4 27 29 25 17 24 A2 22 D3 21 D2 30 20 31 16 19 15 18 A0 A1 DTA DNC(1) 1 RX3 PQFP: 0.80mm pitch, 10mm x 10mm (DB44-1, order code: DB) TOP VIEW 5708 drw04 PLASTIC DIP: 0.10in. pitch, 2.05in. x 0.60in. (P40-1, order code: P) TOP VIEW PIN DESCRIPTIONS SYMBOL GND VCC DTA RX0-7 F0i C4i NAME Ground. VCC Data Acknowledgment (Open Drain) RX Input 0 to 7 Frame Pulse I/O O I I Clock Address 0 to 5 Data Strobe I I I Read/Write Chip Select Data Bus 0 to 7 I I I/O O ODE TX Outputs 0 to 7 (Three-state Outputs) Output Drive Enable CCO Control Channel Output O A0-A5 DS R/W CS D0-D7 TX0-7 I DESCRIPTION Ground Rail. +5.0 Volt Power Supply. This active LOW output indicates that a data bus transfer is complete. A pull-up resistor is required at this output. Serial data input streams. These streams have 32 channels at data rates of 2.048 Mb/s. This input accepts and automatically identifies frame synchronization signals formatted according to different backplane specifications such as ST-BUS(R) and GCI. 4.096 MHz serial clock for shifting data in and out of the data streams. These lines provide the address to IDT728985 internal registers. This is the input for the active HIGH data strobe on the microprocessor interface. This input operates with CS to enable the internal read and write generation. This input controls the direction of the data bus lines (D0-D7) during a microprocessor access. Active LOW input enabling a microprocessor read or write of control register or internal memories. These pins provide microprocessor access to data in the internal control register. Connection Memory HIGH, Connection Memory LOW and data memory. Serial data output streams. These streams are composed of 32, 64 Kbit/s channels at data rates of 2.048 Mb/s. This is an output enable for the TX0-7 serial outputs. If this input is LOW, TX0-7 are high-impedance. If this is HIGH, each channel may still be put into high-impedance by software control. This output is a 2.048 Mb/s line which contains 256 bits per frame. The level of each bit is controlled by the contents of the CCO bit in the Connection Memory HIGH locations. 2 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range FUNCTIONAL DESCRIPTION (Cont'd) functions available in the IDT728985. Output channels are selected into specific modes such as: Processor Mode or Connection mode, Variable or Constant throughput delay modes, Output Drivers Enabled or in three-state condition. There is also one bit to control the state of the CCO output pin. eight output (TX0-7) serial streams are provided in the IDT728985 device allowing a complete 256 x 256 channel non-blocking switch matrix to be constructed. The serial interface clock for the device is 4.096 MHz, as required in ST-BUS(R) and GCI specifications. The received serial data is internally converted to parallel by the on chip serial-to-parallel converters and stored sequentially in a 256-position Data Memory. By using an internal counter that is reset by the input 8 KHz frame pulse, F0i, the incoming serial data streams can be framed and sequentially addressed. Depending on the type of information to be switched, the IDT728985 device can be programmed to perform time slot interchange functions with different throughput delay capabilities on a per-channel basis. The Variable Delay mode, most commonly used for voice applications, can be selected ensuring minimum throughput delay between input and output data. In Constant Delay mode, used in multiple or grouped channel data applications, the integrity of the information through the switch is maintained. OUTPUT DRIVE ENABLE (ODE) The ODE pin is the master output three-state control pin. If the ODE input is held LOW all TDM (Time Division Multiplexed) outputs will be placed in high impedance regardless Connection Memory High programming. However, if ODE is HIGH, the contents of Connection Memory High control the output state on a per-channel basis. SERIAL INTERFACE TIMING The IDT728985 master clock (C4i) is 4.096 MHz signal allowing serial data link configuration at 2.048 Mb/s to be implemented. The IDT728985 can automatically detect the presence of an input frame pulse, identify the type of backplane present on the serial interface, and format the synchronization pulse according to ST-BUS(R) or GCI interface specifications (active HIGH in GCI or active LOW in ST-BUS(R)). Upon determining the correct interface Connected to the serial port, the internal timing unit establishes the appropriate serial data bit transmit and sampling edges. In ST-BUS(R) mode, every second falling edge of the 4.096 MHz clock marks a boundary and the input data is clocked in by the rising edge, three quarters of the way into the bit cell. In GCI mode every second rising edge of the 4.096 MHz clock marks the bit boundary while data sampling is performed during the falling edge, at three quarters of the bit boundaries. CONNECTION MEMORY Data to be output on the serial streams may come from two sources: Data Memory or Connection Memory. The Connection Memory is split into HIGH and LOW parts and is associated with particular TX output streams. In Processor Mode, data output on the TX streams is taken from the Connection Memory Low and originates from the microprocessor (Figure 2). Where as in Connection Mode (Figure 1), data is read from Data Memory and originated from the incoming RX streams. Data destined for a particular channel on the serial output stream is read internally during the previous channel time slot to allow time for memory access and internal parallel-to-serial conversion. DELAY THROUGH THE IDT728985 CONNECTION MODE In Connection Mode, the addresses of input source for all output channels are stored in the Connection Memory Low. The Connection Memory Low locations are mapped to corresponding 8-bit x 32-channel outputs. The contents of the Data Memory at the selected address are then transferred to the parallelto-serial converters before being output. By having the output channel to specify the input channel through the Connection Memory, the same input channel can be broadcast to several output channels. The transfer of information from the input serial streams to the output serial streams results in a delay through the device. The delay through the IDT728985 device varies according to the mode selected in the V/C bit of the Connection Memory High. VARIABLE DELAY MODE The delay in Variable Delay Mode is dependent only on the combination of source and destination on the input and output streams. The minimum delay achievable in the IDT728985 device is three time slots. In the IDT728985 device, the information that is to be output in the same channel position as the information is input (position n), relative to frame pulse, will be output in the following frame (channel n, frame n+1). The same occurs if the input channels succeeding (n+1, n+2) the channel position as the information is input. The information switched to the third time slot after the input has entered the device (for instance, input channel 0 to output channel 3 or input channel 30 to output channel 1), is always output three channels later. Any switching configuration that provides three or more time slots between input and output channels, will have a throughput delay equal to the difference PROCESSOR MODE In Processor Mode the CPU writes data to the Connection Memory Low locations which correspond to the output link and channel number. The contents of the Connection Memory Low are transferred to the parallel-to-serial converter one channel before it is to be output and are transmitted each frame to the output until it is changed by the CPU. CONTROL The Connection Memory High bits (Table 4) control the per-channel RX Receive Serial Data Streams Data Memory Connection Memory Transmit Serial Data Streams Receive Serial Data Streams TX Data Memory Connection Memory Transmit Serial Data Streams TX 5708 drw06 5708 drw05 Microprocessor Figure 1. Connection Mode Figure 2. Processor Mode 3 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range between the output and input channels; i.e., the throughput delay will be less than one frame. Table 1 shows the possible delays for the IDT728985 device in Variable Delay Mode. An example is shown in Figure 3. mode (Bit 7 of the Control register) reads are from the Data Memory and writes are to the Connection Memory LOW. The Memory Select bits allow the Connection Memory High or LOW or the Data Memory to be chosen, and the Stream Address bits define internal memory subsections corresponding to input or output streams. The Processor Enable bit (bit 6) places every output channel on every output stream in Processor Mode; i.e., the contents of the Connection Memory LOW (CML, Table 5) are output on the output streams once every frame unless the ODE input pin is LOW. If PE bit is HIGH, then the IDT728985 behaves as if bits 2 (Channel Source) and 0 (Output Enable) of every Connection Memory High (CMH) locations were set to HIGH, regardless of the actual value. If PE is LOW, then bit 2 and 0 of each Connection Memory High location operates normally. In this case, if bit 2 of the CMH is HIGH, the associated TX output channel is in Processor Mode. If bit 2 of the CMH is LOW, then the contents of the CML define the source information (stream and channel) of the time slot that is to be switched to an output, Table 4. If the ODE input pin is LOW, then all the serial outputs are high-impedance. If ODE is HIGH, then bit 0 (Output Enable) of the CMH location enables (if HIGH) or disables (if LOW) for that particular channel. The contents of bit 1 (CCO) of each Connection Memory High Location (see Table 4) is output on CCO pin once every frame. The CCO pin is a 2.048 Mb/s output, which carries 256 bits. If CCO bit is set HIGH, the corresponding bit on CCO output is transmitted HIGH. If CCO is LOW, the corresponding bit on the CCO output is transmitted LOW. The contents of the 256 CCO bits of the CMH are transmitted sequentially on to the CCO output pin and are synchronous to the TX streams. To allow for delay in any external control circuitry the contents of the CCO bit is output one channel before the corresponding channel on the TX streams. For example, the contents of CCO bit in position 0 (corresponding to TX0, CH0), is transmitted synchronously with the TX channel 31, bit 7. Bit 1's of CMH for channel 1 of streams 0-7 are output synchronously with TX channel 0 bits 7-0. CONSTANT DELAY MODE In this mode frame integrity is maintained in all switching configurations by making use of a multiple Data Memory buffer technique where input channels written in any of the buffers during frame N will be read out during frame N+2. In the IDT728985, the minimum throughput delay achievable in Constant Delay mode will be 32 time slots; for example, when input time slot 32 (channel 31) is switched to output time slot 1 (channel 0). Likewise, the maximum delay is achieved when the first time slot in a frame (channel 0) is switched to the last time slot in the frame (channel 31), resulting in 94 time slots of delay (see Figure 4). To summarize, any input time slot from input frame N will be always switched to the destination time slot on output frame N+2. In Constant Delay mode the device throughput delay is calculated according to the following formula: DELAY=[32+(32-IN)+(OUT-1)] IN =the number of the input time slot (from 1 to 32) OUT = the number of the output time slot (from 1 to 32). MICROPROCESSOR PORT The IDT728985 microprocessor port is a non-multiplexed bus architecture. The parallel port consists of an 8-bit parallel data bus (D0-D7), six address input lines (A0-A5) and four control lines (CS, DS, R/W and DTA). This parallel microport allows the access to the Control Registers, Connection Memory Low, Connection Memory High, and the Data Memory. All locations are read/written except for the Data Memory, which can be read only. Accesses from the microport to the Connection Memory and the Data Memory are multiplexed with accesses from the input and output TDM ports. This can cause variable Data Acknowledge delays (DTA). In the IDT728985 device, the DTA output provides a maximum acknowledgment delay of 800ns for read/write operations in the Connection Memory. However, for operations in the Data Memory (Processor Mode), the maximum acknowledgment delay can be 1220ns. INITIALIZATION During the microprocessor initialization routine, the microprocessor should program the desired active paths through the matrices, and put all other channels into the high impedance state. Care should be taken that no two Connected TX outputs drive the bus simultaneously. The ODE pin should be held low on power up to keep all output pins in high-impedance. With the CMH setup, the microprocessor controlling the matrices can bring the ODE signal high to relinquish high impedance state control to the Connection Memory High bits outputs. SOFTWARE CONTROL If the A5, A1, A0 address line inputs are LOW then the IDT728985 Internal Control Register is addressed (see Table 2). If A5 input line is high, then the remaining address input lines are used to select the 32 possible channels per input or output stream. As explained in the Control Register description, the address input lines and the Stream Address bits (STA) of the Control register give the user the capability of selecting all positions of IDT728985 Data and Connect memories. See Figure 6 for accessing internal memories. The data in the control register consists of Memory Select and Stream Address bits, Split Memory and Processor Enable bits (Table 3). In Split Memory TABLE 2 ADDRESS MAPPING TABLE 1 VARIABLE DELAY MODE Input Channel Output Channel Throughput Delay n n n m=n, n+1 or n+2 m>n+2 m<n m-n+32 time slot m-n time slot 32-(n-m) time slot 4 A5 A4 A3 A2 A1 A0 LOCATION 0 1 1 1 1 1 1 1 1 X 0 0 X 0 0 X 0 0 0 0 0 0 0 1 Control Register(1) Channel 0(2) Channel 1(2) * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 1 1 1 1 1 Channel 31(2) IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range Incoming Now Time Slot 32 31 30 29 28............ 3 A B C D E F G H Outgoing Next 2 1 I 32 31........7 6 5 4 J 32 Slots Outgoing Now 3 2 1 32 31.........7 6 5 4 J J G H I J J 32 Slots 3 2 1 Time Slot 32 Slots For J: DELAY=3 Slots, 32 Slots, 33 Slots, and 34 Slots For G, H, and I: DELAY= 3 slots Figure 3. Variable Delay Mode Incoming Time Slot 32 31 30 29 28............ 3 A B C D E F G H 32 Slots Switching 2 1 I Outgoing 32 31 30 29 28............. 3 2 1 Time Slot J J 32 Slots I H G F E D C B A 32 Slots 5708 drw07 For Slot 1 ("A"): IN=32, OUT=1, DELAY=(32-32)+32+(1-1)=32 time slots minimum delay For Slot 32 ("J"): IN=1, OUT=32, DELAY=(32-1)+32+(32-1)=94 time slots maximum delay Figure 4. Constant Delay Mode 5 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range Control Register CRb7 CRb6 The Control Register is only accessed when A5=0. All other address bits have no effect when A5=0. When A5 =1, only 32 bytes are randomly accessable via A0-A4 at any one instant. Which 32 bytes are accessed is determined by the state of CRb0 -CRb4. The 32 bytes correlate to 32 channel of one ST-BUS stream. CRb5 CRb4 0 1 1 CRb4 CRb3 CRb2 CRb1 CRb0 CRb3 1 0 1 Connection Memory High Connection Memory Low Data Memory Channel 0 Channel 0 Channel 0 Channel 0 Channel 0 Channel 0 Channel 0 Channel 0 Channel 1 Channel 1 Channel 1 Channel 1 Channel 1 Channel 1 Channel 1 Channel 1 Channel 2 Channel 2 Channel 2 Channel 2 Channel 2 Channel 2 Channel 2 Channel 2 100000 100001 100010 Channel 31 Channel 31 Channel 31 Channel 31 Channel 31 Channel 31 Channel 31 Channel 31 111111 CRb2 CRb1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 External Address Bits CRb0 Stream 0 0 1 1 2 0 1 3 0 4 1 5 0 6 1 7 A5-A0 5708 drw08 Figure 6. Addressing Internal Memories 6 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range TABLE 3 CONTROL REGISTER Bit 7 6 5 4 3 2 1 0 SM PE X MS1 MS0 STA2 STA1 STA0 Name Description 7 SM (Split Memory) When 1, all subsequent reads are from the Data Memory and writes are to the Connection Memory, except when the Control Register is accessed again. The Memory Select bits need to specify the memory for the operations. 6 PE (Processor Mode) When 1, the contents of the Connection Memory LOW are output on the Serial Output streams except when in highimpedance. When 0, the Connection Memory bits for each channel determine what is output. 5 unused 4-3 MS1-MS0 (Memory Select Bits) 0-0 - Not to be used. 0-1 - Data Memory (read only from the CPU) 1-0 - Connection Memory LOW 1-1 - Connection Memory is HIGH 2-0 STA2-0 (Stream Address Bits) The number expressed in binary notation on these bits refers to the input or output stream which corresponds to the subsection of memory made accessible for subsequent operations. x = don't care TABLE 4 CONNECTION MEMORY HIGH Bit 7 6 5 4 3 2 1 0 X V/C X X X CS CCO OE Name 7,5,4,3 Description unused 6 V/C (Variable/Constant This bit is used to select between Variable (LOW) and Constant Delay (HIGH) modes on a per-channel basis. Throughput Delay Mode) 2 CS (Channel Source) When 1, the contents of the corresponding location in Connection Memory LOW are output on the location's channel and stream. When 0, the contents of the corresponding location in Connection Memory LOW act as an address for the Data Memory and determine the source of the connection to the location's channel and stream. 1 CCO (CCO Bit) This bit drives a bit time on the CCO output pin. 0 OE (Output Enable) This bit enables the output drivers on a per-channel basis. This allows individual channels on individual streams to be made high-impedance, allowing switch matrices to be constructed. A HIGH enables the driver and a LOW disables it. x = don't care TABLE 5 CONNECTION MEMORY LOW Bit 7-5 7 6 5 4 3 2 1 0 SAB2 SAB1 SAB0 CAB4 CAB3 CAB2 CAB1 CAB0 Name (1) SAB2-0 (Source Stream Address Bits) Description These three bits are used to select eight source streams for the Connection. 4-0(1) CAB2-0(1) These five bits are used to select 32 different source channels for the Connection (the stream where the channel (Source Channel Address Bits) is present is defined by bits SAB2-0). Bit 4 is the most significant bit. NOTE: 1. If bit 2 of the corresponding Connection HIGH location is 1 or bit 6 of the Control Register is 1, then these entire 8 bits are output on the channel and stream associated with this location. Otherwise, the bits are used as indicated to define the source of the Connection which is output on the channel and stream associated with this location. 7 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range ABSOLUTE MAXIMUM RATINGS(1) Symbol Vi Parameter Min. Max. Unit VCC - GND -0.3 7 V GND - 0.3 VCC +0.3 V Voltage on Digital Inputs VO Voltage on Digital Outputs IO Current at Digital Outputs TS Storage Temperature PD Package Power Dissapation GND - 0.3 -65 VCC +0.3 V 40 mA +150 C 2 W RECOMMENDED OPERATING CONDITIONS Symbol Parameter Typ.(1) Max. 4.75 5.0 5.25 V 0 VCC V -40 25 +85 C Min. VCC Positive Supply VI Input Voltage TOP Operating Temperature Commercial Unit NOTE: 1. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. NOTE: 1. Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. DC ELECTRICAL CHARACTERISTICS Symbol Parameter Min. Typ.(1) Max. Units Test Conditions 10 mA Outputs Unloaded ICC Supply Current 7 VIH Input High Voltage 2.0 V VIL Input Low Voltage 0.8 V IIL Input Leakage (Inputs) 5 A IIL Input Leakage (I/O pins) 34 100 A CI VI between GND and VCC Input Capacitance 8 pF VOH Output High Voltage 2.4 V IOH = 10mA Sourcing. VOH = 2.4V IOH Output High Current 10 15 mA VOL Output Low Voltage 0.4 V IOL = 5mA IOL Output Low Current 5 10 mA Sinking. VOL = 0.4V I OZ High Impedance Leakage 5 A VO between GND and VCC CO Output Pin Capacitance 8 pF NOTE: 1. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. Test Point VCC S1 is open circuit except when testing output levels or high impedance states. RL Output Pin S1 S2 CL GND S2 is switched to VCC or GND when testing output levels or high impedance states. GND 5708 drw09 Figure 6. Output Load 8 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range AC ELECTRICAL CHARACTERISTICS(1) ST-BUS(R) TIMING Symbol Parameter Min. Typ.(2) Max. Units Test Conditions Outputs Loaded tF0iW Frame Pulse Width 244 ns tF0iS Frame Pulse Setup Time 10 190 ns tF0iH Frame Pulse Hold Time 20 190 ns tDAA TX delay Active to Active 40 60 ns ns tSTiS RX Setup Time 20 tSTiH RX Hold Time 20 ns tC4i Clock Period 200 244 300 ns tCL CK Input Low 85 122 150 ns tCH CK Input High 85 122 150 ns tr,tf Clock Rise/Fall Time 10 ns CL = 150pF NOTE: 1. Timing is over recommended temperature and power supply voltages (VCC=5V5%, GND=0V, TA=40C to 85C). 2. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. tF0iW F0i tF0iS tCH tF0iH tCL tC4i C4i tDAA TX Ch. 31, Bit 0 tf Ch. 0, Bit 7 tSTiS RX Ch. 31, Bit 0 tr Ch. 0, Bit 6 Ch. 0, Bit 5 tSTiH Ch. 0, Bit 7 Ch. 0, Bit 5 Ch. 0, Bit 6 5708 drw 10 Figure 7. ST-BUS(R) Timing 9 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range AC ELECTRICAL CHARACTERISTICS(1) GCI TIMING Parameter Min. Typ.(2) Max. Units Test Conditions tC4i Clock Period 150 244 300 ns Outputs Loaded tCL, tCH Symbol Pulse Width 73 122 150 ns tWFH Frame Width High 244 ns tF0iS Frame Setup 10 190 ns tF0iH Frame Hold 20 190 ns tDAA Data Delay/Clock Active to Active 40 60 ns tSTiS Serial Input Setup 20 ns tSTiH Serial Input Hold 20 ns Clock Rise/Fall Time 10 ns tr,tf CL = 150pF NOTE: 1. Timing is over recommended temperature and power supply voltages (VCC=5V5%, GND=0V, TA=40C to 85C). 2. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. tWFH F0i tF0iS tr tf tF0iH tCL tCH tC4i C4i TX Ch. 31 Bit 7 Ch. 0 Bit 0 Ch. 0 Bit 1 Ch. 0 Bit 1 tDAA tSTiS RX Ch. 31 Bit 7 Ch. 0 tSTiH Bit 0 5708 drw11 Figure 8. GCI Timing 10 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range AC ELECTRICAL CHARACTERISTICS(1) SERIAL STREAM TIMING Symbol Characteristics Min. Typ.(2) Max. Unit Test Conditions tTAZ TX0-7 Delay - Active to High Z 40 60 ns RL = 1K(3), CL = 150pF tTZA TX0-7 Delay - High Z to Active 40 60 ns CL = 150pF tOED Output Driver Enable Delay 40 60 ns RL = 1K(3), CL = 150pF tXCD CCO Output Delay 0 20 40 ns CL = 150pF NOTE: 1. Timing is over recommended temperature and power supply voltages. 2. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. 3. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL. Bit Cell Boundary (GCI) C4i (ST-BUS) tTAZ TX0-7 tTZA ODE TX0-7 tOED tOED tXCD TX0-7 CCO 5708 drw13 5708 drw12 Figure 9. Serial Outputs and External Control Figure 10. Output Driver Enable 11 IDT728985 Time Slot Interchange Digital Switch 256 x 256 Commercial Temperature Range AC ELECTRICAL CHARACTERISTICS(1) MICROPROCESSOR TIMING Symbol Characteristics Min. Typ.(2) Max. Unit tCSS CS Setup from DS Rising 0 ns tRWS R/W Setup from DS Rising 5 ns tADS Add Setup from DS Rising 5 ns Test Conditions tCSH CS Hold after DS Falling 0 ns tRWH R/W Hold after DS Falling 5 ns tADH Add Hold after DS Falling 5 ns tDDR Data Setup from DTA Low on Read 10 ns CL = 150pF tDHR Data Hold on Read 10 50 90 ns RL = 1K(3), CL = 150pF tDSW Data Setup on Write (Fast Write) 10 ns tSWD Valid Data Delay on Write (Slow Write) 122 ns tDHW Data Hold on Write 8 ns tAKD Acknowledgment Delay: Reading Data Memory Reading/Writing Connection Memory Writing to Control Register Reading to Control Register 560 300/370 40 40 1220 730/800 70 70 ns ns ns ns Acknowledgment Hold Time 10 20 50 ns tAKH CL = 150pF RL = 1K(3), CL = 150pF NOTE: 1. Timing is over recommended temperature and power supply voltages. 2. Typical figures are at 25C and are for design aid only; not guaranteed and not subject to production testing. 3. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL. DS CS tCSS tCSH tRWS tRWH tADS tADH R/W A0-A5 D0-D7 READ VALID DATA tSWD tDHR tDSW D0-D7 WRITE VALID DATA tDDR tAKD DTA tDHW tAKH 5708 drw14 Figure 11. Motorola Non-Multiplexed Bus Timing 12 ORDERING INFORMATION IDT XXXXXX X XX Device Type Package Process/ Temperature Range BLANK Commercial (-40C to +85C) J P DB Plastic Leaded Chip Carrier (PLCC, J44-1) Plastic Dip (P40-1) Plastic Quad Flatpack (PQFP, DB44-1) 728985 256 x 256 Time Slot Interchange Digital Switch 5708 drw15 DATASHEET DOCUMENT HISTORY 5/08/2000 6/05/2000 8/18/2000 01/24/2001 04/05/2001 pg. 1 pgs. 1, 2, 12 and 13. pg. 2 pgs. 1 and 8. pg. 10 CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com* for Tech Support: 408-330-1753 email: FIFOhelp@idt.com P Pkg: www.idt.com/docs/PSC4003.pdf J Pkg: www.idt.com/docs/PSC4008.pdf DB Pkg: www.idt.com/docs/PSC4082.pdf *To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc. and the ST-BUS(R) is a trademark of Mitel Corp. 13