SN54/74LS90 SN54/74LS92 SN54/74LS93 DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The SN54 / 74LS90, SN54 / 74LS92 and SN54 / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9). DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER LOW POWER SCHOTTKY * Low Power Consumption . . . Typically 45 mW * High Count Rates . . . Typically 42 MHz * Choice of Counting Modes . . . BCD, Bi-Quinary, Divide-by-Twelve, 14 Binary * Input Clamp Diodes Limit High Speed Termination Effects PIN NAMES 1 LOADING (Note a) HIGH CP0 CP1 CP1 MR1, MR2 MS1, MS2 Q0 Q1, Q2, Q3 J SUFFIX CERAMIC CASE 632-08 Clock (Active LOW going edge) Input to /2 Section Clock (Active LOW going edge) Input to /5 Section (LS90), /6 Section (LS92) Clock (Active LOW going edge) Input to /8 Section (LS93) Master Reset (Clear) Inputs Master Set (Preset-9, LS90) Inputs Output from /2 Section (Notes b & c) Outputs from /5 (LS90), /6 (LS92), /8 (LS93) Sections (Note b) N SUFFIX PLASTIC CASE 646-06 LOW 0.5 U.L. 1.5 U.L. 0.5 U.L. 2.0 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 10 U.L. 10 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L. 5 (2.5) U.L. 14 1 D SUFFIX SOIC CASE 751A-02 14 1 ORDERING INFORMATION NOTES: a. 1 TTL Unit Load (U.L.) = 40 A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) b. Temperature Ranges. c. The Q0 Outputs are guaranteed to drive the full fan-out plus the CP1 input of the device. d. To insure proper operation the rise (tr) and fall time (tf) of the clock must be less than 100 ns. SN54LSXXJ SN74LSXXN SN74LSXXD Ceramic Plastic SOIC LOGIC SYMBOL LS90 LS92 LS93 6 7 1 2 14 1 MS CP0 CP1 MR Q0 Q1 Q2 Q3 14 1 CP0 CP1 MR Q0 Q1 Q2 Q3 14 1 CP0 CP1 MR Q0 Q1 Q2 Q3 1 2 1 2 1 2 2 3 12 9 8 11 6 7 12 11 9 8 2 3 12 9 8 11 VCC = PIN 5 GND = PIN 10 NC = PINS 2, 3, 4, 13 VCC = PIN 5 GND = PIN 10 NC = PIN 4, 6, 7, 13 VCC = PIN 5 GND = PIN 10 NC = PINS 4, 13 FAST AND LS TTL DATA 5-1 SN54/74LS90 * SN54/74LS92 * SN54/74LS93 LOGIC DIAGRAM CONNECTION DIAGRAM DIP (TOP VIEW) LS90 MS1 MS2 6 7 14 CP0 S J DQ S J DQ S J DQ S R DQ CP KC Q D CP CP CP KC Q D KC Q D SC Q D 1 CP1 MR1 MR2 2 9 12 Q0 3 8 Q1 11 Q2 Q3 = PIN NUMBERS VCC = PIN 5 GND = PIN 10 LOGIC DIAGRAM CP0 14 Q J CP KC Q D Q J CP KC Q D Q J CP KC Q D Q CP KC Q D 1 CP1 6 MR1 MR2 12 11 Q0 7 14 CP0 MR1 2 13 NC MR2 3 12 Q0 NC 4 11 Q3 VCC 5 10 GND MS1 6 9 Q1 MS2 7 8 Q2 NC = NO INTERNAL CONNECTION NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. CONNECTION DIAGRAM DIP (TOP VIEW) LS92 J CP1 1 9 Q1 8 Q2 CP1 1 14 CP0 NC 2 13 NC NC 3 12 Q0 NC 4 11 Q1 VCC 5 10 GND MR1 6 9 Q2 MR2 7 8 Q3 Q3 NC = NO INTERNAL CONNECTION = PIN NUMBERS VCC = PIN 5 GND = PIN 10 LOGIC DIAGRAM CONNECTION DIAGRAM DIP (TOP VIEW) LS93 CP0 14 J Q J Q J Q J Q CP CP CP CP KC Q D KC Q D KC Q D KC Q D 1 CP1 MR1 MR2 2 12 3 Q0 9 Q1 NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. 8 CP1 1 14 CP0 MR1 2 13 NC MR2 3 12 Q0 NC 4 11 Q3 VCC 5 10 GND NC 6 9 Q1 NC 7 8 Q2 11 Q2 Q3 = PIN NUMBERS VCC = PIN 5 GND = PIN 10 FAST AND LS TTL DATA 5-2 NC = NO INTERNAL CONNECTION NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. SN54/74LS90 * SN54/74LS92 * SN54/74LS93 FUNCTIONAL DESCRIPTION The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q0 output of each device is designed and specified to drive the rated fan-out plus the CP1 input of the device. A gated AND asynchronous Master Reset (MR1 * MR2) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 * MS2) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH). Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes. C. Divide-By-Two and Divide-By-Five Counter -- No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function (CP0 as the input and Q0 as the output). The CP1 input is used to obtain binary divide-by-five operation at the Q3 output. LS92 A. Modulo 12, Divide-By-Twelve Counter -- The CP1 input must be externally connected to the Q0 output. The CP0 input receives the incoming count and Q3 produces a symmetrical divide-by-twelve square wave output. B. Divide-By-Two and Divide-By-Six Counter --No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The CP1 input is used to obtain divide-by-three operation at the Q1 and Q2 outputs and divide-by-six operation at the Q3 output. LS93 A. 4-Bit Ripple Counter -- The output Q0 must be externally connected to input CP1. The input count pulses are applied to input CP0. Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q0, Q1, Q2, and Q3 outputs as shown in the truth table. LS90 A. BCD Decade (8421) Counter -- The CP1 input must be externally connected to the Q0 output. The CP0 input receives the incoming count and a BCD count sequence is produced. B. 3-Bit Ripple Counter-- The input count pulses are applied to input CP1. Simultaneous frequency divisions of 2, 4, and 8 are available at the Q1, Q2, and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter. B. Symmetrical Bi-quinary Divide-By-Ten Counter -- The Q3 output must be externally connected to the CP0 input. The input count is then applied to the CP1 input and a divide-byten square wave is obtained at output Q0. FAST AND LS TTL DATA 5-3 SN54/74LS90 * SN54/74LS92 * SN54/74LS93 LS90 MODE SELECTION RESET / SET INPUTS MR1 MR2 MS1 MS2 H H X X L X L H H X L X L X X L H X L L X L X H L X X L LS92 AND LS93 MODE SELECTION OUTPUTS Q0 L L H Q1 Q2 L L L L L L Count Count Count Count RESET INPUTS Q3 MR1 MR2 L L H H L H L 0 1 2 3 4 5 6 7 8 9 Q1 L LS92 TRUTH TABLE OUTPUT COUNT H H L L Q0 Q2 L L Count Count Count Q1 Q2 Q3 L H L H L H L H L H L L H H L L H H L L L L L L H H H H L L L L L L L L L L H H NOTE: Output Q0 is connected to Input CP1 for BCD count. COUNT 0 1 2 3 4 5 6 7 8 9 10 11 L LS93 TRUTH TABLE OUTPUT Q0 Q3 H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care LS90 BCD COUNT SEQUENCE OUTPUTS OUTPUT Q0 Q1 Q2 Q3 L H L H L H L H L H L H L L H H L L L L H H L L L L L L H H L L L L H H L L L L L L H H H H H H NOTE: Output Q0 is connected to Input CP1. COUNT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Q0 Q1 Q2 Q3 L H L H L H L H L H L H L H L H L L H H L L H H L L H H L L H H L L L L H H H H L L L L H H H H L L L L L L L L H H H H H H H H NOTE: Output Q0 is connected to Input CP1. FAST AND LS TTL DATA 5-4 SN54/74LS90 * SN54/74LS92 * SN54/74LS93 GUARANTEED OPERATING RANGES Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74 4.5 4.75 5.0 5.0 5.5 5.25 V TA Operating Ambient Temperature Range 54 74 - 55 0 25 25 125 70 C IOH Output Current -- High 54, 74 - 0.4 mA IOL Output Current -- Low 54 74 4.0 8.0 mA DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) Limits S b l Symbol Min P Parameter VIH Input HIGH Voltage VIL Input LOW Voltage VIK Input Clamp Diode Voltage VOH Output HIGH Voltage VOL Output LOW Voltage IIH Input HIGH Current IIL Input LOW Current MS, MR CP0 CP1 (LS90, LS92) CP1 (LS93) IOS Short Circuit Current (Note 1) ICC Power Supply Current Typ Max 2.0 54 0.7 74 0.8 - 0.65 - 1.5 U i Unit T Test C Conditions di i V Guaranteed Input HIGH Voltage for All Inputs V Guaranteed Input p LOW Voltage g for All Inputs V VCC = MIN, IIN = - 18 mA 54 2.5 3.5 V 74 2.7 3.5 V VCC = MIN,, IOH = MAX,, VIN = VIH or VIL per Truth Table VCC = VCC MIN, VIN = VIL or VIH per Truth Table 54, 74 0.25 0.4 V IOL = 4.0 mA 74 0.35 0.5 V IOL = 8.0 mA 20 A VCC = MAX, VIN = 2.7 V 0.1 mA VCC = MAX, VIN = 7.0 V mA VCC = MAX, VIN = 0.4 V -100 mA VCC = MAX 15 mA VCC = MAX - 0.4 - 2.4 - 3.2 - 1.6 - 20 Note 1: Not more than one output should be shorted at a time, nor for more than 1 second. FAST AND LS TTL DATA 5-5 SN54/74LS90 * SN54/74LS92 * SN54/74LS93 AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V, CL = 15 pF) Limits LS92 LS90 S b l Symbol Typ Min P Parameter Max Min Typ LS93 Max 32 Min Typ Max 32 U i Unit fMAX CP0 Input Clock Frequency 32 fMAX CP1 Input Clock Frequency 16 tPLH tPHL Propagation Delay, CP0 Input to Q0 Output 10 12 16 18 10 12 16 18 10 12 16 18 ns tPLH tPHL CP0 Input to Q3 Output 32 34 48 50 32 34 48 50 46 46 70 70 ns tPLH tPHL CP1 Input to Q1 Output 10 14 16 21 10 14 16 21 10 14 16 21 ns tPLH tPHL CP1 Input to Q2 Output 21 23 32 35 10 14 16 21 21 23 32 35 ns tPLH tPHL CP1 Input to Q3 Output 21 23 32 35 21 23 32 35 34 34 51 51 ns tPLH MS Input to Q0 and Q3 Outputs 20 30 ns tPHL MS Input to Q1 and Q2 Outputs 26 40 ns tPHL MR Input to Any Output 26 40 16 MHz 16 26 40 MHz 26 40 ns AC SETUP REQUIREMENTS (TA = 25C, VCC = 5.0 V) Limits LS90 S b l Symbol Min P Parameter LS92 Max Min LS93 Max Min Max U i Unit tW CP0 Pulse Width 15 15 15 ns tW CP1 Pulse Width 30 30 30 ns tW MS Pulse Width 15 tW MR Pulse Width 15 15 15 ns trec Recovery Time MR to CP 25 25 25 ns ns RECOVERY TIME (trec) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs AC WAVEFORMS *CP 1.3 V 1.3 V tPHL Q 1.3 V tW tPLH 1.3 V 1.3 V Figure 1 *The number of Clock Pulses required between the tPHL and tPLH measurements can be determined from the appropriate Truth Tables. MR & MS 1.3 V 1.3 V MS trec tW 1.3 V tW trec CP 1.3 V CP tPHL Q 1.3 V Q0 * Q3 (LS90) 1.3 V Figure 2 1.3 V tPLH 1.3 V Figure 3 FAST AND LS TTL DATA 5-6