Rev. 2.0 January 2016 www.aosmd.com Page 1 of 9
AOZ8328
Low Capacitance 2.5 V TVS Diode
General Description
The AOZ8328 is a transient voltage suppressor array
designed to protect high speed data lines from ESD and
lightning.
This AOZ8328 incorporates eight surge rated, low
capacitance steering diodes and a TVS in a single
package. During transient conditions, the steering
diodes direct the transient to either the positive side of
the power supply line or to ground. The AOZ8328
may be used to meet the ESD immunity requirements of
IEC 61000-4-2, Level 4 and IEC 61000-4-5. The TVS
diodes provide effective suppression of ESD voltages:
±30 kV (air discharge) and ±30 kV (contact discharge).
The AOZ8328 comes in a Halogen Free and RoHS
compliant DFN-10 3.0 mm x 2.0 mm package and is
rated over a -40 °C to +85 °C ambient temperature
range. The AOZ8328 is compatible with both lead free
and SnPb assembly techniques. The small size,
low capacitance and high ESD protection makes the
AOZ8328 ideal for protecting high speed video and data
communication interfaces.
Features
ESD protection for high-speed data lines:
– IEC 61000-4-2, level 4 (ESD) immunity test
–
±30 kV (air discharge) and ±30 kV (contact discharge)
– IEC 61000-4-4 (EFT) 40 A (5/50 ns)
– IEC 61000-4-5 (Lightning) 32 A
– Human Body Model (HBM) ±30 kV
Small package saves board space
Low insertion loss
Protects four I/O lines
Low clamping voltage
Low operating voltage: 2.5 V
Green product
Pb-free device
Applications
10/100/1000 Ethernet
USB 2.0 power and data line protection
Video graphics cards
Monitors and flat panel displays
Digital Video Interface (DVI)
T1/E1 telecom ports
Typical Application
Figure 1. 10/100/1000 Etherne t Port Connection
AOZ8328
AOZ8328
RJ45
Connector
TP2+
TP2-
TP3+
TP3-
TP4+
TP4-
TP1+
TP1-
1
2
3
4
5
6
7
8
GbE
Ethernet
PHY
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 2 of 9
Ordering Information
AOS Green Products (with “L” suffix) use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.
Pin Configuration
Absolute Maximum Ratings
Exceeding the Absolute Maximum ratings may damage th e device.
Notes:
1. Ratings with 2 pins connected together per the recommended configuration (ie. pin 1 connected to pin 10, pin 2 connected to pin 9,
pin 4 connected to pin 7, and pin 5 connected to pin 6).
2. IEC 61000-4-2 discharge with CDischarge = 150 pF, RDischarge = 330 Ω.
3. Human Body Discharge per MIL-STD-883, Method 3015 CDischarge = 100 pF, RDischarge = 1.5 kΩ.
Maximum Operating Ratings
Part Number Ambient Temperature Range Package Environmental
AOZ8328DI -40 °C to +85 °C 3.0 mm x 2.0 mm DFN-10 Green Product
1
2
3
4
5
10
9
8
7
6
Line 1 IN
Line 2 IN
GND
Line 3 IN
Line 4 IN
GND
GND
GND
Line 1 OUT
Line 2 OUT
GND
Line 3 OUT
Line 4 OUT
DFN-10
(Top View)
Parameter Rating
VP – GND 2.5 V
Peak Pulse Power (PPK), tP = 8/20 µs(1) 450 W
Peak Pulse Current (IPP), tP = 8/20 µs(1) 32 A
Storage Temperature (TS)-65 °C to +150 °C
ESD Rating per IEC61000-4-2, Contact(2) ±30 kV
ESD Rating per IEC61000-4-2, Air(2) ±30 kV
ESD Rating per Human Body Model(3) ±30 kV
Parameter Rating
Junction Temperature (TJ)-40 °C to +125 °C
Schematic
Center Tabs
Pin 1
Pin 10
LINE 1 Out
LINE 1 In
Pin 2
LINE 2 In
Pin 9
LINE 2 Out
Pin 4
LINE 3 In
Pin 7
LINE 3 Out
Pin 5
LINE 4 In
Pin 6
LINE 4 Out
and Pins 3, 8
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 3 of 9
Electrical Characteristics
TA = 25°C unless otherwise specified.
Notes:
3. These specifications are guaranteed by design.
4. The working peak reverse voltage, VRWM, should be equal to or greater than the DC or continuous peak operating voltage level.
Symbol Parameter Conditions Min. Typ. Max. Units
VRWM Reverse Working Voltage Between any I/O pin and GND(4) 2.5 V
IRReverse Leakage Current VRWM = 2.5 V, between any I/O pin and GND 1 µA
VCL Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 5 A, tp = 8/20 µs, any I/O pin to Ground(3)
4.5
-4.5
V
V
Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 10 A, tp = 8/20 µs, any I/O pin to
Ground(3) 8
-8
V
V
Channel Clamp Voltage
Positive Transients
Negative Transient
IPP = 25 A, tp = 8/20 µs, any I/O pin to
Ground(3) 16
-18
V
V
CjJunction Capacitance VR = 0 V, f = 1 MHz, any I/O pin to Ground
VR = 0 V, f = 1 MHz, between I/O pins(3)
2.8
1.4
4pF
pF
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 4 of 9
Typical Performance Characteristics
IO to IO Capacitance
1.2
1.0
0.8
0.6
0.4
0.2
0
0 1.0 3.02.0 5.04.0 6.0
Frequency (MHz)
Normalized Appearance Capacitance
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
Normalized Capacitance
Capacitance vs. Temperature
(f = 1MHz, Vbias = 0V)
Temperature (°C)
25 35 45 55 65 75 85
Vbias = 0V
Vbias = 1.5V
Vbias = 2.5V
IO to GND Capacitance
1.2
1.0
0.8
0.6
0.4
0.2
0
0
Normalized Appearance Capacitance
1.0 3.02.0 5.04.0 6.0
Frequency (MHz)
Vbias = 0V
Vbias = 1.5V
Vbias = 2.5V
(T = 25°C)
510152025
Clamping Voltage vs. Peak Pulse Current
(IEC61000-4-5, tp = 8/20µs)
20
16
12
8
4
0
Peak Pulse Current, IPP (A)
Clamping Voltage, VCL (V)
IO to GND
IO to IO
(T = 25°C)
Rev. 2.0 January 2016 www.aosmd.com Page 5 of 9
AOZ8328
Typical Performance Characteristics (Continued)
0
-5
-10
-15
-20
-25
-30
-35
-40
-45
-50
dB (S21)
Insertion Loss
(IO to IO)
Frequency (MHz)
0 10 100 1000
Insertion Loss
0
-5
-10
-15
-20
-25
-30
-35
-40
-45
-50
0
dB (S21)
10 100 1000
Frequency (MHz)
(Any IO to GND)
Forward Voltage vs. Forward Current
(IEC61000-4-5, tp = 8/20µs)
Forward Current (A)
Forward Voltage (V)
510152025
20
16
12
8
4
0
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 6 of 9
Application Information
The AOZ8328 TVS is design to protect four data lines
from fast damaging transient over-voltage by clamping
the over-voltage to a reference. When the transient on a
protected data line exceeds the reference voltage, the
steering diode is forward bias and conducts harmful ESD
transients away from the sensitive circuitry under
protection.
PCB Layout Guidelines
Printed circuit board layout is the key to achieving the
highest level of surge immunity on power and data lines.
The location of the protection devices on the PCB is the
simplest and most important design rule to follow. The
AOZ8328 devices should be located as close as possible
to the noise source. The placement of the AOZ8328
devices should be used on all data and power lines that
enter or exit the PCB at the I/O connector. In most
systems, surge pulses occur on data and power lines that
enter the PCB through the I/O connector. Placing the
AOZ8328 devices as close as possible to the noise
source ensures that a surge voltage will be clamped
before the pulse can be coupled into adjacent PCB
traces. In addition, the PCB should use the shortest
possible traces. A short trace length equates to low
impedance, which ensures that the surge energy will be
dissipated by the AOZ8328 device. Long signal traces
will act as antennas to receive energy from fields that are
produced by the ESD pulse. By keeping line lengths as
short as possible, the efficiency of the line to act as an
antenna for ESD related fields is reduced.
Minimize interconnecting line lengths by placing devices
with the most interconnect as close together as possible.
The protection circuits should shunt the surge voltage to
either the reference or chassis ground. Shunting the
surge voltage directly to the IC’s signal ground can cause
ground bounce. The clamping performance of TVS
diodes on a single ground PCB can be improved by
minimizing the impedance with relatively short and wide
ground traces. The PCB layout and IC package parasitic
inductances can cause significant overshoot to the TVS’s
clamping voltage. The inductance of the PCB can be
reduced by using short trace lengths and multiple layers
with separate ground and power planes. One effective
method to minimize loop problems is to incorporate a
ground plane in the PCB design. The AOZ8328 low
capacitance TVS is designed to protect four high speed
data transmission lines from transient over-voltages by
clamping them to a fixed reference. The low inductance
and construction minimizes voltage overshoot during
high current surges. When the voltage on the protected
line exceeds the reference voltage the internal steering
diodes are forward biased, conducting the transient
current away from the sensitive circuitry.
Good circuit board layout is critical for the suppression
of ESD induced transients. The following guidelines are
recommended:
1. Place the TVS near the I/O terminals or connectors
to restrict transient coupling.
2. Fill unused portions of the PCB with ground plane.
3. Minimize the path length between the TVS and the
protected line.
4. Minimize all conductive loops including power and
ground loops.
5. The ESD transient return path to ground should be
kept as short as possible.
6. Never run critical signals near board edges.
7. Use ground planes whenever possible.
8. Avoid running critical signal traces (clocks, resets,
etc.) near PCB edges.
9. Separate chassis ground traces from components
and signal traces by at least 4 mm.
10. Keep the chassis ground trace length-to-width ratio
< 5:1 to minimize inductance.
11. Protect all external connections with TVS diodes.
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 7 of 9
Package Dimensions, DFN 3.0 x 2.0, 10L
D
UNIT: mm
Pin #1 Dot
by Marking
Note:
1. Controlling dimensions are in millimeters. Coverted inch dimensions are not necessarily exact.
2. The land pattern is only for reference.
TOP VIEW
SIDE VIEW
RECOMMENDED LAND PATTERN
BOTTOM VIEW
Symbols
A
A1
A2
b
b1
D
E
e
e1
e2
L
L1
N
aaa
bbb
Dimensions in millimeters
Min.
0.50
0.00
0.15
0.25
2.90
1.90
0.25
0.95
Nom.
0.60
0.03
(0.15)
0.20
0.35
3.00
2.00
0.60 BSC
0.65 BSC
0.95 BSC
0.30
1.00
10.00
0.08
0.10
Max.
0.65
0.05
0.25
0.45
3.10
2.10
0.35
1.05
E
AB
bbb C A B
e
e1
bxN
LxN
E/2
e2
12
N
3X b1
3X L1
D/2
L1 /2
SEATING
PLANE
aaa C
C
A2 A1
A
0.50
1.00
0.58
1.40
2.56
0.25
(1.98)
0.40
0.95
0.60
0.65
AOZ8328
Rev. 2.0 January 2016 www.aosmd.com Page 8 of 9
Tape and Reel Dimensions, DFN 3.0 x 2.0, 10L
Carrier Tape
Reel
Leader / Trailer
& Orientation
Tape Size
12mm
Reel Size
ø180
M
ø180
±0.5
A0
2.20
±0.05
Package
DFN
3x2_10L
B0
3.15
±0.05
K0
0.76
±0.05 .05
D0
1.50
+0.1/-0.0 +0.3/-0.1
D1
1.00
+0
E
8.00
E1
1.75
±0.10
E2
3.50
±0.05
P0
4.00
±0.10
P1
4.00
±0.10
P2
2.00
±0.05
P2
0.20
±0.02
N
60
±0.5
UNIT: mm
UNIT: mm
Feeding Direction
W1
8.4
H
13.0
±0.2 ±0.5Min. Min.
S
1.5
K
13.5
R
3.0
E1
E2
K0
B0
A0
P0
A
P2
D0 D1
P1
TE
A - A
A
+0.5/-0.0
R
W1
N
M
S
K
H
Trailer Tape
300mm Min.
Components Tape
Orientation in Pocket
Leader Tape
500mm Min.
Rev. 2.0 January 2016 www.aosmd.com Page 9 of 9
AOZ8328
Part Marking
Year & Week Code Assembly Lot Code
Part Number Code Option Code
AOZ8328DI
(DFN-10)
Assembly Location Code
BEOA
YWLT
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body or (b) support or sustain life, and (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of
the user.
2. A critical component in any component of a life
support, device, or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
LIFE SUPPORT POLICY
ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
LEGAL DISCLAIMER
Applications or uses as critical components in life support devices or systems are not authorized. AOS does not
assume any liability arising out of such applications or uses of its products. AOS reserves the right to make
changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the
product for their intended application. Customer shall comply with applicable legal requirements, including all
applicable export control rules, regulations and limitations.
AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale
