[ /Title (CD54 HC453 8, CD74 HC453 8, CD74 HCT45 38) /Subject (High Speed CMOS Logic CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Data sheet acquired from Harris Semiconductor SCHS123E June 1998 - Revised October 2003 High-Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description * Retriggerable/Resettable Capability The 'HC4538 and 'HCT4538 are dual retriggerable/resettable monostable precision multivibrators for fixed voltage timing applications. An external resistor (RX) and an external capacitor (CX) control the timing and the accuracy for the circuit. Adjustment of RX and CX provides a wide range of output pulse widths from the Q and Q terminals. The propagation delay from trigger input-tooutput transition and the propagation delay from reset inputto-output transition are independent of RX and CX. * Trigger and Reset Propagation Delays Independent of RX, CX * Triggering from the Leading or Trailing Edge * Q and Q Buffered Outputs Available * Separate Resets * Wide Range of Output Pulse Widths Leading-edge triggering (A) and trailing edge triggering (B) inputs are provided for triggering from either edge of the input pulse. An unused "A" input should be tied to GND and an unused B should be tied to VCC. On power up the IC is reset. Unused resets and sections must be terminated. In normal operation the circuit retriggers on the application of each new trigger pulse. To operate in the non-triggerable mode Q is connected to B when leading edge triggering (A) is used or Q is connected to A when trailing edge triggering (B) is used. The period () can be calculated from = (0.7) RX, CX; RMIN is 5k. CMIN is 0pF. * Schmitt Trigger Input on A and B Inputs * Retrigger Time is Independent of CX * Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads * Wide Operating Temperature Range . . . -55oC to 125oC * Balanced Propagation Delay and Transition Times * Significant Power Reduction Compared to LSTTL Logic ICs Ordering Information * HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V PART NUMBER TEMP. RANGE (oC) PACKAGE CD54HC4538F3A -55 to 125 16 Ld CERDIP * HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il 1A at VOL, VOH CD54HCT4538F3A -55 to 125 16 Ld CERDIP CD74HC4538E -55 to 125 16 Ld PDIP CD74HC4538M -55 to 125 16 Ld SOIC CD74HC4538MT -55 to 125 16 Ld SOIC Pinout CD74HC4538M96 -55 to 125 16 Ld SOIC CD74HC4538NSR -55 to 125 16 Ld SOP CD74HC4538PW -55 to 125 16 Ld TSSOP CD74HC4538PWR -55 to 125 16 Ld TSSOP CD74HC4538PWT -55 to 125 16 Ld TSSOP CD74HCT4538E -55 to 125 16 Ld PDIP CD54HC4538, CD54HCT4538 (CERDIP) CD74HC4538 (PDIP, SOIC, SOP, TSSOP) CD74HCT4538 (PDIP, SOIC) TOP VIEW 1CX 1 16 VCC 1RXCX 2 15 2CX CD74HCT4538M -55 to 125 16 Ld SOIC 1R 3 14 2RXCX CD74HCT4538MT -55 to 125 16 Ld SOIC 1A 4 13 2R 1B 5 12 2A CD74HCT4538M96 -55 to 125 16 Ld SOIC 1Q 6 11 2B 1Q 7 10 2Q GND 8 9 2Q NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250. CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright (c) 2003, Texas Instruments Incorporated 1 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Functional Diagram 1Cx 1Rx VCC 1 2 1Cx 1RxCx 6 4 1A 1Q MONO 1 5 7 1B 1Q 3 1R 2R 13 10 12 2Q 2A MONO 2 11 9 2B 2Q 2Cx 2RxCx 15 GND = 8 VCC = 16 14 VCC 2Cx 2Rx TRUTH TABLE R2 INPUTS OUTPUTS R A B Q Q L X X L H CL R1 p n D X H X L H X X L L H Q CL CL CL Q H L p n H H CL H = High Level, L = Low Level, = Transition from Low to High, = Transition from High to Low, One High Level Pulse, One Low Level Pulse, X = Irrelevant. CL p n CL FIGURE 1. FF DETAIL 2 R1 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 16 VCC VCC VCC VCC RX 2(14) CX COMP II + R1 6(10) Q - 1(15) R2 VCC VCC 8 7(9) Q HIGH Z 3(13) R VCC 4(12) D R1 A CL 5(11) R2 Q FF CL Q B FIGURE 2. LOGIC DIAGRAM (1 MONO) FUNCTIONAL TERMINAL CONNECTIONS VCC TO TERMINAL NUMBER GND TO TERMINAL NUMBER INPUT PULSE TO TERMINAL NUMBER MONO1 MONO2 MONO1 MONO1 MONO2 3, 5 11, 13 4 12 Leading-Edge Trigger/Non-Retriggerable 3 13 4 12 Trailing-Edge Trigger/Retriggerable 3 13 5 11 Trailing-Edge Trigger/Non-Retriggerable 3 13 5 11 FUNCTION Leading-Edge Trigger/Retriggerable MONO2 4 12 OTHER CONNECTIONS MONO1 MONO2 5-7 11-9 4-6 12-10 NOTES: 1. A retriggerable one-shot multivibrator has an output pulse width which is extended one full time period (T) after application of the last trigger pulse. 2. A non-triggerable one-shot multivibrator has a time period (T) referenced from the application of the first trigger pulse. T FIGURE 3. INPUT PULSE TRAIN FIGURE 4. RETRIGGERABLE MODE PULSE WIDTH (A MODE) 3 T FIGURE 5. NON-RETRIGGERABLE MODE PULSE WIDTH (A MODE) CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Absolute Maximum Ratings Thermal Information DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V DC Input Diode Current, IIK For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .20mA DC Output Diode Current, IOK For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .20mA DC Output Source or Sink Current per Output Pin, IO For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .25mA DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .50mA Package Thermal Impedance, JA (see Note 5): E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67oC/W M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73oC/W NS (SOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64oC/W PW (TSSOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . 108oC/W Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC (SOIC - Lead Tips Only) Operating Conditions Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC Supply Voltage Range, VCC (Note 3) HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC Input Rise and Fall Times, tr, tf Reset Input: 2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max) Trigger Inputs A or B: 2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited (Max) 4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited (Max) 6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited (Max) External Timing Resistor, RX (Note 4) . . . . . . . . . . . . . . . .5k (Min) External Timing Capacitor, CX (Note 4) . . . . . . . . . . . . . . . . . 0 (Min) CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 3. Unless otherwise specified, all voltages are referenced to ground. 4. The maximum allowable values of RX and CX are a function of leakage of capacitor CX, the leakage of the 'HC4538, and leakage due to board layout and surface resistance. Values of RX and CX should be chosen so that the maximum current into pin 2 or pin 14 is 30mA. Susceptibility to externally induced noise signals may occur for RX > 1M. 5. The package thermal impedance is calculated in accordance with JESD 51-7. DC Electrical Specifications TEST CONDITIONS PARAMETER 25oC -40oC TO 85oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VCC (V) VIH - - 2 1.5 - - 1.5 4.5 3.15 - - 3.15 - 3.15 - V 6 4.2 - - 4.2 - 4.2 - V MIN TYP MAX MIN MAX MIN MAX UNITS - 1.5 - V HC TYPES High Level Input Voltage Low Level Input Voltage High Level Output Voltage CMOS Loads High Level Output Voltage TTL Loads VIL VOH - VIH or VIL - 2 - - 0.5 - 0.5 - 0.5 V 4.5 - - 1.35 - 1.35 - 1.35 V 6 - - 1.8 - 1.8 - 1.8 V -0.02 2 1.9 - - 1.9 - 1.9 - V -0.02 4.5 4.4 - - 4.4 - 4.4 - V -0.02 6 5.9 - - 5.9 - 5.9 - V - - - - - - - - - V -4 4.5 3.98 - - 3.84 - 3.7 - V -5.2 6 5.48 - - 5.34 - 5.2 - V 4 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 DC Electrical Specifications (Continued) TEST CONDITIONS PARAMETER Low Level Output Voltage CMOS Loads 25oC -40oC TO 85oC -55oC TO 125oC SYMBOL VI (V) IO (mA) VOL VIH or VIL 0.02 2 - - 0.1 - 0.1 - 0.1 V 0.02 4.5 - - 0.1 - 0.1 - 0.1 V 0.02 6 - - 0.1 - 0.1 - 0.1 V Low Level Output Voltage TTL Loads Input Leakage Current A, B, R VCC (V) II VCC or GND Input Leakage Current RXCX (Note 6) MIN TYP MAX MIN MAX MIN MAX UNITS - - - - - - - - - V 4 4.5 - - 0.26 - 0.33 - 0.4 V 5.2 6 - - 0.26 - 0.33 - 0.4 V - 6 - - 0.1 - 1 - 1 A - 6 - - 0.05 - 0.5 - 0.5 A Quiescent Device Current ICC VCC or GND 0 6 - - 8 - 80 - 160 A Active Device Current Q = High & Pins 2, 14 at VCC/4 ICC VCC or GND 0 6 - - 0.6 - 0.8 - 1 mA High Level Input Voltage VIH - - 4.5 to 5.5 2 - - 2 - 2 - V Low Level Input Voltage VIL - - 4.5 to 5.5 - - 0.8 - 0.8 - 0.8 V High Level Output Voltage CMOS Loads VOH VIH or VIL -0.02 4.5 4.4 - - 4.4 - 4.4 - V -4 4.5 3.98 - - 3.84 - 3.7 - V 0.02 4.5 - - 0.1 - 0.1 - 0.1 V 4 4.5 - - 0.26 - 0.33 - 0.4 V - 5.5 - 0.1 - 1 - 1 A - 5.5 - - 0.05 - 0.5 - 0.5 A HCT TYPES High Level Output Voltage TTL Loads Low Level Output Voltage CMOS Loads VOL VIH or VIL Low Level Output Voltage TTL Loads Input Leakage Current II VCC and GND Input Leakage Current RXCX (Note 6) Quiescent Device Current ICC VCC or GND 0 5.5 - - 8 - 80 - 160 A Active Device Current Q = High & Pins 2, 14 at VCC/4 ICC VCC or GND 0 5.5 - - 0.6 - 0.8 - 1 mA Additional Quiescent Device Current Per Input Pin: 1 Unit Load ICC (Note 7) VCC -2.1 - 4.5 to 5.5 - 100 360 - 450 - 490 A NOTES: 6. When testing IIL the Q output must be high. If Q is low (device not triggered) the pull-up P device will be ON and the low resistance path from VDD to the test pin will cause a current far exceeding the specification. 7. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA. 5 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 HCT Input Loading Table INPUT UNIT LOADS All 0.5 NOTE: Unit Load is ICC limit specified in DC Electrical Table, e.g. 360A max at 25oC. Prerequisite for Switching Specifications 25oC PARAMETER SYMBOL -40oC TO 85oC -55oC TO 125oC VCC (V) MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS 2 80 - - 100 - - 120 - - ns 4.5 16 - - 20 - - 24 - - ns 6 14 - - 17 - - 20 - - ns 2 80 - - 100 - - 120 - - ns 4.5 16 - - 20 - - 24 - - ns 6 14 - - 17 - - 20 - - ns 2 5 - - 5 - - 5 - - ns 4.5 5 - - 5 - - 5 - - ns 6 5 - - 5 - - 5 - - ns 5 - 175 - - - - - - - ns 4.5 16 - - 20 - - 24 - - ns tWL 4.5 20 - - 25 - - 30 - - ns tREC 4.5 5 - - 5 - - 5 - - ns trT 5 - 175 - - - - - - - ns HC TYPES Input Pulse Widths tWH, tWL A, B R Reset Recovery Time Retrigger Time (Figure 11) tWL tREC trT HCT TYPES Input Pulse Widths tWH, tWL A, B R Reset Recovery Time Retrigger Time (Figure 11) 6 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Switching Specifications CL = 50pF, Input tr, tf = 6ns, RX = 10K, CX = 0 -40oC TO 85oC 25oC PARAMETER SYMBOL TEST CONDITIONS tPLH CL = 50pF -55oC TO 125oC VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS 2 - - 250 - 315 - 375 ns 4.5 - - 50 - 63 - 75 ns CL = 15pF 5 - 21 - - - - - ns CL = 50pF 6 - - 43 - 54 - 64 ns CL = 50pF 2 - - 250 - 315 - 375 ns 4.5 - - 50 - 63 - 75 ns CL = 15pF 5 - 21 - - - - - ns CL = 50pF 6 - - 43 - 54 - 64 ns CL = 50pF 2 - - 250 - 315 - 375 ns 4.5 - - 50 - 63 - 75 ns CL = 15pF 5 - 21 - - - - - ns CL = 50pF 6 - - 43 - 54 - 64 ns CL = 50pF 2 - - 250 - 315 - 375 ns 4.5 - - 50 - 63 - 75 ns CL = 15pF 5 - 21 - - - - - ns CL = 50pF 6 - - 43 - 54 - 64 ns CL = 50pF 2 - - 75 - 95 - 110 ns 4.5 - - 15 - 19 - 22 ns 6 - - 13 - 16 - 19 ns 3 0.64 - 0.78 0.612 0.812 0.605 0.819 ms 5 0.63 - 0.77 0.602 0.798 0.595 0.805 ms - 1 - - - - - % HC TYPES Propagation Delay A, B to Q A, B to Q R to Q R to Q Output Transition Time tPHL tPHL tPLH tTLH, tTHL Output Pulse Width RX = 10k, CX = 0.1F Output Pulse Width Match, Same Package - - CPD CL = 15pF 5 - 136 - - - - - pF CI CL = 50pF - 10 - 10 - 10 - 10 pF CL = 50pF 4.5 - - 55 - 69 - 83 ns CL = 15pF 5 - 23 - - - - - ns CL = 50pF 4.5 - - 55 - 69 - 83 ns CL = 15pF 5 - 23 - - - - - ns Power Dissipation Capacitance (Notes 8, 9) Input Capacitance CL = 50pF HCT TYPES Propagation Delay tPLH A, B to Q A, B to Q tPHL 7 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Switching Specifications CL = 50pF, Input tr, tf = 6ns, RX = 10K, CX = 0 (Continued) -40oC TO 85oC 25oC PARAMETER R to Q R to Q -55oC TO 125oC SYMBOL TEST CONDITIONS VCC (V) MIN TYP MAX MIN MAX MIN MAX UNITS tPHL CL = 50pF 4.5 - - 40 - 50 - 60 ns CL = 15pF 5 - 17 - - - - - ns CL = 50pF 4.5 - - 50 - 63 - 75 ns CL = 15pF 5 - 21 - - - - - ns tPLH Output Transition Time tTLH, tTHL CL = 50pF 4.5 - - 15 - 19 - 22 ns Output Pulse Width RX = 10k, CX = 0.1F CL = 50pF 5 0.63 - 0.77 0.602 0.798 0.595 0.805 ms Output Pulse Width Match, Same Package - - - - 1 - - - - - % CPD CL = 15pF 5 - 134 - - - - - pF CI CL = 50pF - 10 - 10 - 10 - 10 pF Power Dissipation Capacitance (Notes 8, 9) Input Capacitance NOTES: 8. CPD is used to determine the dynamic power consumption, per one shot. 9. PD = (CPD + CX) VCC2 fi (CL VCC2 fO) where fi = input frequency, fO = output frequency, CL = output load capacitance, CX = external capacitance VCC = supply voltage assuming fi -I Test Circuits and Waveforms tr = 6ns tf = 6ns 90% 50% 10% INPUT GND tTLH GND tTHL 90% 50% 10% INVERTING OUTPUT 3V 2.7V 1.3V 0.3V INPUT tTHL tPHL tf = 6ns tr = 6ns VCC tTLH 90% 1.3V 10% INVERTING OUTPUT tPHL tPLH FIGURE 6. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC tPLH FIGURE 7. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC 8 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Typical Performance Curves HC4538 - TA11646C TA = 25oC 0.70 HCT4538 - TA13646C TA = 25oC 0.70 K FACTOR K FACTOR 10k, 10nF 0.69 10k, 100nF 100k, 100nF 0.68 0.69 10k, 10nF 10k, 100nF 100k, 100nF 0.68 100k, 10nF 100k, 10nF 0.67 0.67 2 3 4 4.5 5 5.5 6 2 VCC, DC SUPPLY VOLTAGE (V) trr, TYP MIN RETRIGGER TIME (ns) K FACTOR 1.1 1.0 0.9 0.8 2k 0.7 10k 100k 102 103 104 5 5.5 104 1.2 10 4.5 6 FIGURE 9. K FACTOR vs DC SUPPLY VOLTAGE (VCC) - V HC/HCT4538 VCC = 5V, TA = 25oC 0.6 4 VCC, DC SUPPLY VOLTAGE (V) FIGURE 8. K FACTOR vs DC SUPPLY VOLTAGE (VCC) - V 1.3 3 105 TA = 25oC RX = 10k 103 VCC = 4.5V 102 VCC = 5V 10 CX, TIMING CAPACITANCE (pF) 102 103 CX, TIMING CAPACITANCE (pF) FIGURE 10. K FACTOR vs CX FIGURE 11. MINIMUM RETRIGGER TIME vs TIMING CAPACITANCE 9 104 CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Power-Down Mode During a rapid power-down condition, as would occur with a power-supply short circuit with a poorly filtered power supply, the energy stored in CX could discharge into Pin 2 or 14. To aviod possible device damage in this mode, when CX is 0.5F, a protection diode with a 1 ampere or higher rating (1N5395 or equivalent) and a separate ground return for CX should be provided as shown in Figure 12. An alternate protection method is shown in Figure 13, where a 51 current-limiting resistor is inserted in series with CX. Note that a small pulse width decrease will occur however, and RX must be appropriately increased to obtain the originally desired pulse width. VCC VCC IN5395 OR EQUIVALENT RX RX 2(14) CX 0.5F 16 2(14) 16 1(15) 8 51 + 1(15) CX 0.5F 8 FIGURE 12. RAPID POWER-DOWN PROTECTION CIRCUIT FIGURE 13. ALTERNATE RAPID POWER-DOWN PROTECTION CIRCUIT 10 PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (C) Device Marking (4/5) 5962-8688601EA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688601EA CD54HC4538F3A CD54HC4538F ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 CD54HC4538F CD54HC4538F3A ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8688601EA CD54HC4538F3A CD54HCT4538F3A ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 CD54HCT4538F3A CD74HC4538E ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type -55 to 125 CD74HC4538E CD74HC4538EE4 ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type -55 to 125 CD74HC4538E CD74HC4538M ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538M96 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538M96E4 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538M96G4 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538ME4 ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538MG4 ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538MT ACTIVE SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538NSR ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HC4538M CD74HC4538PW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4538 CD74HC4538PWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4538 CD74HC4538PWRG4 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4538 Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 24-Aug-2018 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (C) Device Marking (4/5) CD74HC4538PWT ACTIVE TSSOP PW 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HJ4538 CD74HCT4538E ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type -55 to 125 CD74HCT4538E CD74HCT4538M ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4538M CD74HCT4538M96 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4538M CD74HCT4538MT ACTIVE SOIC D 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 HCT4538M (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 2 Samples PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF CD54HC4538, CD54HCT4538, CD74HC4538, CD74HCT4538 : * Catalog: CD74HC4538, CD74HCT4538 * Automotive: CD74HC4538-Q1, CD74HC4538-Q1 * Military: CD54HC4538, CD54HCT4538 NOTE: Qualified Version Definitions: * Catalog - TI's standard catalog product * Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects * Military - QML certified for Military and Defense Applications Addendum-Page 3 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device CD74HC4538M96 Package Package Pins Type Drawing SOIC SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 CD74HC4538NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1 CD74HC4538PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 CD74HC4538PWT TSSOP PW 16 250 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 CD74HCT4538M96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) CD74HC4538M96 SOIC D 16 2500 333.2 345.9 28.6 CD74HC4538NSR SO NS 16 2000 367.0 367.0 38.0 CD74HC4538PWR TSSOP PW 16 2000 367.0 367.0 35.0 CD74HC4538PWT TSSOP PW 16 250 367.0 367.0 35.0 CD74HCT4538M96 SOIC D 16 2500 333.2 345.9 28.6 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2018, Texas Instruments Incorporated Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: CD74HC4538E CD74HC4538M CD74HC4538EE4 CD74HC4538M96 CD74HC4538M96E4 CD74HC4538M96G4 CD74HC4538ME4 CD74HC4538MG4 CD74HC4538MT CD74HC4538NSR CD74HC4538PW CD74HC4538PWG4 CD74HC4538PWR CD74HC4538PWRG4 CD74HC4538PWT