ASM5P2304A September 2005 rev 1.4 3.3V Zero Delay Buffer Features the REF pin. The PLL feedback is required to be driven to Zero input - output propagation delay, adjustable by capacitive load on FBK input. FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than 250pS, and the output-to-output skew is guaranteed to Multiple configurations - Refer "ASM5P2304A be less than 200pS. Configurations Table". Input frequency range: 15MHz to 133MHz The ASM5P2304A has two banks of two outputs each. Multiple low-skew outputs. Multiple ASM5P2304A devices can accept the same input Output-output skew less than 200pS. clock and distribute it. In this case the skew between the Device-device skew less than 500pS. outputs of the two devices is guaranteed to be less than Two banks of four outputs. 500pS. Less than 200pS Cycle-to-Cycle jitter (-1, -1H, -2, -2H). The Available in space saving, 8 pin 150-mil SOIC ASM5P2304A is available in two different configurations (Refer "ASM5P2304A Configurations Table). packages. The ASM5P2304A-1 is the base part, where the output 3.3V operation. frequencies equal the reference if there is no counter in the Advanced 0.35< CMOS technology. feedback path. The ASM5P2304A-1H is the high-drive Industrial temperature available. version of the -1 and the rise and fall times on this device Functional Description are much faster. ASM5P2304A is a versatile, 3.3V zero-delay buffer The ASM5P2304A-2 allows the user to obtain REF and designed PC, 1/2X or 2X frequencies on each output bank. The exact workstation, datacom, telecom and other high-performance configuration and output frequencies depend on which applications. It is available in 8 pin package. The part has output drives the feedback pin. to distribute high-speed clocks in an on-chip PLL which locks to an input clock presented on Block Diagram FBK CLKA1 REF PLL CLKA2 /2 Extra Divider (-2) CLKB1 CLKB2 Alliance Semiconductor 2575 Augustine Drive * Santa Clara, CA * Tel: 408.855.4900 * Fax: 408.855.4999 * www.alsc.com Notice: The information in this document is subject to change without notice. ASM5P2304A September 2005 rev 1.4 ASM5P2304A Configurations Device Feedback From Bank A Frequency Bank B Frequency ASM5P2304A-1 Bank A or Bank B Reference Reference ASM5P2304A-1H Bank A or Bank B Reference Reference ASM5P2304A-2 Bank A Reference Reference /2 ASM5P2304A-2 Bank B 2 X Reference Reference ASM5P2304A-2H Bank A Reference Reference/2 ASM5P2304A-2H Bank B 2 X Reference Reference Zero Delay and Skew Control For applications requiring zero input-output delay, all outputs must be equally loaded. 1500 REF-Input to CLKA / CLKB Delay (pS) 1000 500 0 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 -500 -1000 -1500 Output Load Difference: FBK Load - CLKA/CLKB Load (pF) REF Input to CLKA/CLKB Delay Vs Difference in Loading between FBK pin and CLKA/CLKB pins To close the feedback loop of the ASM5P2304A, the FBK For applications requiring zero input-output delay, all pin can be driven from any of the four available output pins. outputs including the one providing feedback should be The output driving the FBK pin will be driving a total load of equally loaded. If input-output delay adjustments are 7pF plus any additional load that it drives. The relative required, use the above graph to calculate loading loading of this output (with respect to the remaining differences between the feedback output and remaining outputs) can adjust the input output delay. This is shown in outputs. For zero output-output skew, be sure to load the above graph. outputs equally. 3.3V Zero Delay Buffer Notice: The information in this document is subject to change without notice. 2 of 15 ASM5P2304A September 2005 rev 1.4 Pin Configuration 8 FBK REF 1 CLKA1 2 ASM5P2304A 7 VDD CLKA2 3 6 CLKB2 GND 4 5 CLKB1 Pin Description for ASM5P2304A Pin # Pin Name 1 REF 2 CLKA1 3 CLKA2 4 GND 5 CLKB1 6 CLKB2 1 Description Input reference frequency, 5V tolerant input 2 Buffered clock output, bank A 2 Buffered clock output, bank A Ground 2 Buffered clock output, bank B 2 Buffered clock output, bank B 7 VDD 3.3V supply 8 FBK PLL feedback input Notes: 1. Weak pull-down. 2. Weak pull-down on all outputs. 3.3V Zero Delay Buffer Notice: The information in this document is subject to change without notice. 3 of 15 ASM5P2304A September 2005 rev 1.4 Absolute Maximum Ratings Parameter Min Max Unit Supply Voltage to Ground Potential -0.5 +7.0 V DC Input Voltage (Except REF) -0.5 VDD + 0.5 V DC Input Voltage (REF) -0.5 7 V Storage Temperature -65 +150 C Max. Soldering Temperature (10 sec) 260 C Junction Temperature 150 C 2000 V Static Discharge Voltage (As per JEDEC STD22- A114-B) Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability. Operating Conditions for ASM5P2304A Commercial Temperature Devices Parameter Description Min Max Unit 3.0 3.6 V 0 70 C VDD Supply Voltage TA Operating Temperature (Ambient Temperature) CL Load Capacitance, from 15MHz to 100MHz 30 pF CL Load Capacitance, from 100MHz to 133MHz 15 pF CIN Input Capacitance 7 pF 3 Note: 3. Applies to both Ref Clock and FBK. 3.3V Zero Delay Buffer Notice: The information in this document is subject to change without notice. 4 of 15 ASM5P2304A September 2005 rev 1.4 Electrical Characteristics for ASM5P2304A Commercial Temperature Devices Parameter Description Test Conditions Min Max Unit 0.8 V VIL Input LOW Voltage VIH Input HIGH Voltage IIL Input LOW Current VIN = 0V 50.0