ADS830 AD S83 0 SBAS086A - APRIL 2001 8-Bit, 60MHz Sampling ANALOG-TO-DIGITAL CONVERTER TM FEATURES DESCRIPTION HIGH SNR: 49.5dB INTERNAL /EXTERNAL REFERENCE OPTION SINGLE-ENDED OR DIFFERENTIAL ANALOG INPUT PROGRAMMABLE INPUT RANGE: 1Vp-p /2Vp-p LOW POWER: 170mW LOW DNL: 0.2LSB SINGLE +5V SUPPLY OPERATION SSOP-20 PACKAGE The ADS830 is a pipeline, CMOS Analog-to-Digital (A/D) converter that operates from a single +5V power supply. This converter provides excellent performance with a singleended input and can be operated with a differential input for added spurious performance. This high performance converter includes an 8-bit quantizer, high bandwidth track/hold, and a high accuracy internal reference. It also allows for the user to disable the internal reference and utilize external references. This external reference option provides excellent gain and offset matching when used in multi-channel applications or in applications where DC full scale range adjustment is required. The ADS830 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for medical imaging, communications, video, and test instrumentation. APPLICATIONS MEDICAL IMAGING VIDEO DIGITIZING COMMUNICATIONS DISK-DRIVE CONTROL The ADS830 is specified at a maximum sampling frequency of 60MHz and a single-ended input range of 1.5V to 3.5V. The ADS830 is available in a SSOP-20 package and is pin-for-pin compatible with the 8-bit, 80MHz ADS831. CLK +VS VDRV ADS830 Timing Circuitry VIN IN T/H IN (Opt) 8-Bit Pipelined A/D Core Error Correction Logic 3-State Outputs D0 * * * D7 Internal Reference Optional External Reference Int/Ext Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright (c) 2001, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. www.ti.com ELECTROSTATIC DISCHARGE SENSITIVITY ABSOLUTE MAXIMUM RATINGS +VS ....................................................................................................... +6V Analog Input ............................................................. -0.3V to (+VS + 0.3V) Logic Input ............................................................... -0.3V to (+VS + 0.3V) Case Temperature ......................................................................... +100C Junction Temperature .................................................................... +150C Storage Temperature ..................................................................... +150C ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. DEMO BOARD ORDERING INFORMATION PRODUCT DEMO BOARD ADS830 DEM-ADS830E This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE PACKAGE DRAWING NUMBER ADS830E " SSOP-20 (QSOP) " 349 " SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER(1) TRANSPORT MEDIA -40C to +85C " ADS830E " ADS830E ADS830E/1K Rails Tape and Reel NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "ADS830E/1K" will get a single 1000-piece Tape and Reel. ELECTRICAL CHARACTERISTICS At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted. ADS830E PARAMETER CONDITIONS MIN RESOLUTION SPECIFIED TEMPERATURE RANGE ANALOG INPUT Standard Single-Ended Input Range Optional Single-Ended Input Range Common-Mode Voltage Optional Differential Input Range Analog Input Bias Current Input Impedance Track-Mode Input Bandwidth Ambient Air 2Vp-p 1Vp-p 1.5 2 2Vp-p 2 2 MAX Bits C 3.5 3 3 1 1.25 || 5 300 -3dBFS 10k 0.1 0.2 Guaranteed 0.3 V V V V A M || pF MHz 60M Samples/s Clk Cyc 1.0 LSB LSB 1.5 LSBs 4 54 UNITS -40 to +85 2.5 CONVERSION CHARACTERISTICS Sample Rate Data Latency DYNAMIC CHARACTERISTICS Differential Linearity Error (Largest Code Error) f = 1MHz f = 10MHz No Missing Codes Integral Nonlinearity Error, f = 1MHz Spurious Free Dynamic Range(1) f = 1MHz (-1dB input) f = 10MHz (-1dB input) Two-Tone Intermodulation Distortion(3) f = 9.5MHz and 9.9MHz (-7dB each tone) Signal-to-Noise Ratio (SNR) f = 1MHz f = 10MHz Signal-to-(Noise + Distortion) (SINAD) f = 1MHz f = 10MHz Effective Number of Bits(4), f = 1MHz Differential Gain Error Differential Phase Error Output Noise Aperture Delay Time Aperture Jitter Overvoltage Recovery Time Full-Scale Step Acquisition Time TYP 8 Guaranteed 67 65 dBFS(2) dBFS -60 dBc 49.5 49.5 dB dB 48 48 7.7 0.2 0.2 0.2 3 1.2 2 2.5 dB dB Bits % degrees LSBs rms ns ps rms ns ns Referred to Full Scale 47 Referred to Full Scale 45 NTSC, PAL NTSC, PAL Input Tied to Common-Mode ADS830 SBAS086A ELECTRICAL CHARACTERISTICS (Cont.) At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted. ADS830E PARAMETER DIGITAL INPUTS Logic Family Convert Command High Level Input Current(5) (VIN = 5V) Low Level Input Current (VIN = 0V) High Level Input Voltage Low Level Input Voltage Input Capacitance DIGITAL OUTPUTS Logic Family Logic Coding Low Output Voltage (IOL = 50A) Low Output Voltage, (IOL = 1.6mA) High Output Voltage, (IOH = 50A) High Output Voltage, (IOH = 0.5mA) Low Output Voltage, (IOL = 50A) High Output Voltage, (IOH = 50A) Output Capacitance CONDITIONS TYP MAX UNITS 100 10 A A V V pF CMOS/TTL Compatible Rising Edge of Convert Clock Start Conversion +2.4 +1.0 5 CMOS/TTL Compatible Straight Offset Binary VDRV = 5V +0.1 +0.2 +4.9 +4.8 VDRV = 3V +0.1 +2.8 5 ACCURACY (External Reference, 2Vp-p, Unless Otherwise Noted) fS = 2.5MHz Zero Error (Referred to -FS) at 25C Zero Error Drift (Referred to -FS) Gain Error(6) at 25C Gain Error Drift(6) Power Supply Rejection of Gain VS = 5% Internal REFT Tolerance Deviation from Ideal 3.0V Internal REFB Tolerance Deviation from Ideal 2.0V External REFT Voltage Range External REFB Voltage Range Reference Input Resistance REFT to REFB POWER SUPPLY REQUIREMENTS Supply Voltage: +VS Supply Current: +IS Power Dissipation: VDRV = 5V VDRV = 3V VDRV = 5V VDRV = 3V Thermal Resistance, JA SSOP-20 MIN Operating Operating External Reference External Reference Internal Reference Internal Reference -2.5 -2.5 REFB + 0.8 1.25 +4.75 0.25 53 0.3 75 58 10 10 3.0 2.0 800 +5.0 37 185 170 215 200 115 +2.5 +2.5 100 100 VS - 1.25 REFT - 0.8 +5.25 45 225 V V V V V V pF %FS ppm/C %FS ppm/C dB mV mV V V k V mA mW mW mW mW C/W NOTES: (1) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to Full Scale. (3) Two-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (4) Effective number of bits (ENOB) is defined by (SINAD - 1.76) /6.02. (5) A 50k pull-down resistor is inserted internally. (6) Excludes internal reference. ADS830 SBAS086A 3 PIN DESCRIPTIONS PIN CONFIGURATION Top View SSOP GND 1 20 VDRV Bit 1 (MSB) 2 19 +VS Bit 2 3 18 GND Bit 3 4 17 IN Bit 4 5 16 IN Bit 5 6 15 CM Bit 6 7 14 REFT Bit 7 8 13 REFB Bit 8 (LSB) 9 12 INT/EXT CLK 10 11 RSEL ADS830 PIN DESIGNATOR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 GND Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8 CLK RSEL INT/EXT REFB REFT CM IN IN GND +VS VDRV DESCRIPTION Ground Data Bit 1 (D7) (MSB) Data Bit 2 (D6) Data Bit 3 (D5) Data Bit 4 (D4) Data Bit 5 (D3) Data Bit 6 (D2) Data Bit 7 (D1) Data Bit 8 (D0) (LSB) Convert Clock Input Range Select: HI = 2V; LO = 1V Reference Select: HI = External; LO = Internal Bottom Reference Top Reference Common-Mode Voltage Output Complementary Input Analog Input Ground +5V Supply Output Logic Drive Supply Voltage TIMING DIAGRAM N+2 N+1 Analog In N+4 N+3 N tD tL tCONV N+5 N+6 N+7 tH Clock 4 Clock Cycles t2 Data Out N-4 N-3 N-2 N-1 N Data Invalid SYMBOL tCONV tL tH tD t1 t2 4 N+1 N+2 N+3 t1 DESCRIPTION MIN Convert Clock Period Clock Pulse Low Clock Pulse High Aperture Delay Data Hold Time, CL = 0pF New Data Delay Time, CL = 15pF max 16.6 7.3 7.3 TYP MAX UNITS 100s ns ns ns ns ns ns 8.3 8.3 3 3.9 5.9 12 ADS830 SBAS086A TYPICAL CHARACTERISTICS At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted. SPECTRAL PERFORMANCE SPECTRAL PERFORMANCE 0 0 fIN = 1MHz SNR = 49dBFS SFDR = 67dBFS -10 -20 Magnitude (dB) Magnitude (dB) -20 -30 -40 -50 -60 -30 -40 -50 -60 -70 -70 -80 -80 -90 -90 0 7.5 15 22.5 0 30 7.5 22.5 Frequency (MHz) SPECTRAL PERFORMANCE SPECTRAL PERFORMANCE (Single-Ended, 1Vp-p) 30 0 fIN = 20MHz SNR = 49dBFS SFDR = 63dBFS fIN = 10MHz SNR = 49dBFS SFDR = 65dBFS -10 -20 Magnitude (dB) -20 -30 -40 -50 -60 -30 -40 -50 -60 -70 -70 -80 -80 -90 -90 0 7.5 15 22.5 30 0 7.5 Frequency (MHz) 15 22.5 30 Frequency (MHz) TWO-TONE INTERMODULATION DISTORTION DIFFERENTIAL LINEARITY ERROR 0 0.2 f1 = 9.5MHz at -7dBFS f2 = 9.9MHz at -7dBFS IMD(3) = -60dBc -10 -20 fIN = 10MHz 0.1 -30 DLE (LSB) Magnitude (dB) 15 Frequency (MHz) 0 -10 Magnitude (dB) fIN = 10MHz SNR = 49dBFS SFDR = 65dBFS -10 -40 -50 0 -60 -0.1 -70 -80 -90 -0.2 0 7.5 15 Frequency (MHz) ADS830 SBAS086A 22.5 30 0 64 128 192 256 Output Code 5 TYPICAL CHARACTERISTICS (Cont.) At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, and external reference, unless otherwise noted. INTEGRAL LINEARITY ERROR DIFFERENTIAL LINEARITY ERROR 1.0 0.2 fIN = 1MHz fIN = 20MHz 0.5 ILE (LSB) DLE (LSB) 0.1 0 0 -0.5 -0.1 -1.0 -0.2 0 64 128 192 0 256 64 128 192 256 Output Code Output Code DYNAMIC PERFORMANCE vs INPUT FREQUENCY POWER DISSIPATION vs TEMPERATURE 70 220 Power Dissipation (mW) SFDR, SNR (dBFS) VDRV = +5V SFDR 60 SNR 50 210 Internal Reference 200 190 180 External Reference 170 40 160 0.1 1 10 100 -50 -25 Frequency (MHz) 0 25 50 75 100 Temperature (C) OUTPUT NOISE HISTOGRAM (DC Input) 800k Counts 600k 400k 200k 0 N-2 N-1 N N+1 N+2 Output Code 6 ADS830 SBAS086A APPLICATION INFORMATION THEORY OF OPERATION The ADS830 is a high-speed CMOS A/D converter which employs a pipelined converter architecture consisting of 6 internal stages. Each stage feeds its data into the digital error correction logic ensuring excellent differential linearity and no missing codes at the 8-bit level. The output data becomes valid on the rising clock edge (see Timing Diagram). The pipeline architecture results in a data latency of 4 clock cycles. The analog input of the ADS830 is a differential track and hold, see Figure 1. The differential topology along with tightly matched capacitors produce a high level of ac performance while sampling at very high rates. The ADS830 allows its analog inputs to be driven either single-ended or differentially. The typical configuration for the ADS830 is for the single-ended mode in which the input track and hold performs a single-ended to differential conversion of the analog input signal. Both inputs (IN, IN) require external biasing using a common-mode voltage that is typically at the mid-supply level (+VS /2). The following application discussion focuses on the singleended configuration. Typically, its implementation is easier to achieve and the rated specifications for the ADS830 are characterized using the single-ended mode of operation. DRIVING THE ANALOG INPUT The ADS830 achieves excellent ac performance either in the single-ended or differential mode of operation. The selection for the optimum interface configuration will depend on the Op Amp Bias 1 VCM 1 CH 2 CI IN IN 1 2 OUT 1 OUT 1 CI 2 CH 1 1 Input Clock (50%) Op Amp Bias VCM Internal Non-overlapping Clock 1 2 1 individual application requirements and system structure. For example, communications applications often process a band of frequencies that does not include DC, whereas in imaging applications, the previously restored DC level must be maintained correctly up to the A/D converter. Features on the ADS830 like the input range select (RSEL pin) or the option for an external reference provide the needed flexibility to accommodate a wide range of applications. In any case, the ADS830 should be configured such that the application objectives are met while observing the headroom requirements of the driving amplifier in order to yield the best overall performance. INPUT CONFIGURATIONS AC-Coupled, Single-Supply Interface Figure 2 shows the typical circuit for an ac-coupled analog input configuration of the ADS830 where all components are powered from a single +5V supply. With the RSEL pin connected HIGH, the full-scale input range is set to 2Vp-p. In this configuration, the top and bottom references (REFT, REFB) provide an output voltage of +3.0V and +2.0V, respectively. Two resistors ( 2 x 1k) are used to create a common-mode voltage (VCM) of approximately +2.5V to bias the inputs of the driving amplifier. Using the OPA681 on a single +5V supply, its ideal common-mode point is at +2.5V. This coincides with the recommended common-mode input level for the ADS830 thus, obviating the need for a coupling capacitor between the amplifier and the converter. Even though the OPA681 has an ac gain of +2, the dc gain is only +1 due to the blocking capacitor at resistor RG. The addition of a small series resistor (RS) between the output of the op amp and the input of the ADS830 will be beneficial in almost all interface configurations. This will de-couple the op amp's output from the capacitive load and avoid gain peaking, which can result in increased noise. For best spurious and distortion performance, the resistor value should be kept below 75. The series resistor in combination with the 47pF capacitor establishes a passive low-pass filter, limiting the bandwidth for the wideband noise thus help improving the SNR performance. AC-Coupled, Dual Supply Interface The circuit provided in Figure 3 shows typical connections for the analog input in case the selected amplifier operates on dual supplies. This might be necessary to take full advantage of very low distortion operational amplifiers, such as the OPA642. The advantage is that the driving amplifier can be operated with a ground referenced bipolar signal swing. This will keep the distortion performance at its lowest since the signal range stays within the linear region of the op amp and sufficient headroom to the supply rails can be maintained. By capacitively coupling the single-ended signal to the input of the ADS830, its common-mode requirements can easily be satisfied with two resistors connected between the top and bottom reference. FIGURE 1. Simplified Circuit of Input Track and Hold with Timing Diagram. ADS830 SBAS086A 7 1k +5V VCM = +2.5VDC 1k +5V 0.1F REFB +2.0V RS 39 VIN REFT +3.0V RSEL +VS IN OPA681 47pF +VIN 0V ADS830 RF 402 -VIN CM IN RG 402 0.1F INT/EXT 0.1F GND FIGURE 2. AC-Coupled Input Configuration for a 2Vp-p Full-Scale Range and a Common-Mode Voltage, VCM, at +2.5V Derived from the Internal Top (REFT) and Bottom Reference (REFB). The OPA680 can be used in place of the OPA681 if a voltage feedback amplifier is preferred. +5V 1k +5V RS 24.9 VIN REFT +3.0V 0.1F RSEL +VS IN OPA642 47pF -5V RF 402 ADS830 1k CM IN RG 402 0.1F REFB +2.0V INT/EXT GND FIGURE 3. AC-Coupling the Dual Supply Amplifier OPA642 to the ADS830 for a 2Vp-p Full Scale Input Range. For applications requiring the driving amplifier to provide a signal amplification, with a gain 5, consider using decompensated voltage feedback op amps, such as the OPA643, or current feedback op amps OPA681 and OPA658. DC-Coupled with Level Shift Several applications may require that the bandwidth of the signal path includes DC, in which case the signal has to be DC-coupled to the A/D converter. In order to accomplish this, the interface circuit has to provide a DC level shift to the analog input signal. The circuit shown in Figure 4 employs a dual op amp, A1, to drive the input of the ADS830 and level shift the signal to be compatible with the selected input range. With the RSEL pin tied to the supply and the INT/EXT pin to ground, the ADS830 is configured for a 2Vp-p input range and uses the internal references. The complementary input (IN) may be appropri- 8 ately biased using the +2.5V common-mode voltage available at the CM pin. One-half of the amplifier (OPA2681) buffers the REFB pin and drives the voltage divider R1, R2. Because of the op amp's noise gain of +2V/V, assuming RF = RIN , the common-mode voltage (VCM) has to be rescaled to +1.25V, resulting in the correct DC level of +2.5V for the signal input (IN). Any DC voltage differences between the IN and IN inputs of the ADS830 effectively produce an offset, which can be corrected for by adjusting the resistor values of the divider, R1 and R2. The selection criteria for a suitable op amp should include the supply voltage, input bias current, output voltage swing, distortion and noise specification. Note that in this example the overall signal phase is inverted. To re-establish the original signal polarity, it is always possible to interchange the IN and IN connections. ADS830 SBAS086A +5V RF 499 RIN 499 VIN 1/2 OPA2681 +VS RSEL RS 39 IN 2Vp-p 47pF ADS830 NOTE: RF = RIN, G = -1 CM (+2.5V) IN +5V 0.1F REFB (+2.0V) REFT (+3.0V) INT/EXT 50 R2 301 0.1F 1/2 OPA2681 VCM = +1.25V 0.1F R1 499 RF 1k FIGURE 4. DC-Coupled Interface Circuit with Dual Current-Feedback Amplifier OPA2681. The OPA2680 can be used in place of the OPA2681 if a voltage feedback amplifier is preferred. SINGLE-ENDED-TO-DIFFERENTIAL CONFIGURATION (Transformer Coupled) If the application requires a signal conversion from a singleended source to feed the ADS830 differentially, a RF transformer might be a good solution. The selected transformer must have a center tap in order to apply the common-mode DC voltage necessary to bias the converter inputs. AC grounding the center tap will generate the differential signal swing across the secondary winding. Consider a stepup transformer to take advantage of a signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to an improved distortion performance. The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over a wide range of input frequencies. In this mode both inputs of the ADS830 see closely matched impedances, and the differential signal swing is reduced to half of the swing required for single-ended drive. Figure 5 shows the schematic for the suggested transformer coupled interface cir- cuit. The component values of the R-C lowpass may be optimized depending on the desired roll-off frequency. The resistor across the secondary side (RT) should be calculated using the equation RT = n2 x RG to match the source impedance (RG) for good power transfer and VSWR. REFERENCE OPERATION Figure 6 depicts the simplified model of the internal reference circuit. The internal blocks are the bandgap voltage reference, the drivers for the top and bottom reference, and RSEL ADS830 50k +VS INT/EXT 50k Bandgap Reference and Logic VREF +1 RG 0.1F 1:n +1 22 VIN IN 47pF 400 400 RT ADS830 22 IN REFT CM CM REFB RSEL INT/EXT 47pF +5V + 10F FIGURE 5. Transformer Coupled Input. ADS830 SBAS086A 0.1F Bypass Capacitors: 0.1F || 2.2F each FIGURE 6. Equivalent Reference Circuit with Recommended Reference Bypassing. 9 the resistive reference ladder. The bandgap reference circuit includes logic functions that allow to set the analog input swing of the ADS830 to either a 1Vp-p or 2Vp-p full-scale range simply by tying the RSEL pin to a LOW or HIGH potential, respectively. While operating the ADS830 in the external reference mode, the buffer amplifiers for REFT and REFB are disconnected from the reference ladder. As shown, the ADS830 has internal 50k pull-up resistors at the Range Select pin (RSEL) and Reference Select pin (INT/EXT). Leaving those pins open configures the ADS830 for a 2Vp-p input range and external reference operation. Setting the ADS830 up for internal reference mode requires to bring the INT/EXT pin LOW. The reference buffers can be utilized to supply up to 1mA (sink and source) to external circuitry. To ensure proper operation with any reference configurations, it is necessary to provide solid bypassing at the reference pins in order to keep the clock feedthrough to a minimum (Figure 6). All bypassing capacitors should be located as close to their respective pins as possible. R1 1k 2.2F + 0.1F REFB +2.0V R2 1k CMV +2.5V EXTERNAL REFERENCE OPERATION For even more design flexibility, the internal reference can be disabled and an external reference voltage be used. The utilization of an external reference may be considered for applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the converter's full-scale range. Especially in multichannel applications, the use of a common external reference has the benefit of obtaining better matching of the full-scale range between converters. The external references can vary as long as the value of the external top reference REFTEXT stays within the range of (VS - 1.25V) and (REFB + 0.8V), and the external bottom reference REFBEXT stays within 1.25V and (REFT - 0.8V), see Figure 8. ADS830 REFT +3.0V The common-mode voltage available at the CM pin may be used as a bias voltage to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this node, which is not buffered and has a high impedance. An alternative way of generating a common-mode voltage is given in Figure 7. Here, two external precision resistors (1% tolerance or better) are located between the top and bottom reference pins. The commonmode voltage, CMV, will appear at the midpoint. 0.1F + 2.2F FIGURE 7. Alternative Circuit to Generate Common-Mode Voltage. The full-scale input signal range (FSR) of the ADS830 is determined by the voltage difference across the reference pins REFT and REFB (FSR = REFT - REFB), while the common-mode voltage is defined by CMV = (REFT + REFB)/2. In order to maintain good ac performance, it is recommended that the typical common-mode voltage be kept at +2.5V while setting the external reference voltages. It is possible, however, to deviate from this common-mode level without significantly impacting the performance. In particular, DC-coupled applications may benefit from a +5V B A - Short for 1Vp-p Input Range B - Short for 2Vp-p Input Range (Default) +VS VIN A RSEL INT/EXT GND IN ADS830 CMV IN REFT External Top Reference REFT = REFB +0.8V to +3.75V GND REFB External Bottom Reference REFB = REFT -0.8V to +1.25V FIGURE 8. Configuration Example for External Reference Operation. 10 ADS830 SBAS086A lower CMV as it increases the signal headroom of the driving amplifier. The internal reference ladder has a nominal impedance of 800. Depending on the selected reference voltages, the required drive current will vary accordingly and the external reference circuitry should be designed to supply the maximum required current. DIGITAL INPUTS AND OUTPUTS Clock Input Requirements Clock jitter is critical to the SNR performance of high speed, high resolution Analog to Digital Converters. It leads to aperture jitter (tA) which adds noise to the signal being converted. The ADS830 samples the input signal on the rising edge of the CLK input. Therefore, this edge should have the lowest possible jitter. The jitter noise contribution to total SNR is given by the following equation. If this value is near your system requirements, input clock jitter must be reduced. 1 Jitter SNR = 20 log rms signal to rms noise 2 IN t A Where: IN is Input Signal Frequency tA is rms Clock Jitter Particularly in udersampling applications, special consideration should be given to clock jitter. The clock input should be treated as an analog input in order to achieve the highest level of performance. Any overshoot or undershoot of the clock signal may cause degradation of the performance. When digitizing at high sampling rates, the clock should have a 50% duty cycle (tH = tL), along with fast rise and fall times of 2ns or less. Digital Outputs The output data format of the ADS830 is in positive Straight Offset Binary code, see Table I. This format can easily converted into the Two's Binary Complement code by inverting the MSB. SINGLE-ENDED INPUT (2Vp-p) (IN = CMV) +FS (IN = +3.5V) +1/2 FS +1LSB Bipolar Zero (IN = 2.5V) -1LSB -1/2 FS -FS (IN = +1.5V) STRAIGHT OFFSET BINARY (SOB) 1111 1100 1000 1000 0111 0100 0000 1111 0000 0001 0000 1111 0000 0000 Digital Output Driver (VDRV) The ADS830 features a dedicated supply pin for the output logic drivers, VDRV, which is not internally connected to the other supply pins. Setting the voltage at VDRV to +5V or +3V, the ADS830 produces corresponding logic levels and can directly interface to the selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS830 with +3V logic supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply line which may affect the ac performance of the converter. In some applications, it might be advantageous to decouple the VDRV pin with additional capacitors or a pi-filter. GROUNDING AND DECOUPLING Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high frequency designs. Multilayer PC boards are recommended for best performance since they offer distinct advantages like minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS830 should be treated as an analog component. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results, since digital supply lines often carry high levels of noise which otherwise would be coupled into the converter and degrade the achievable performance. All ground connections on the ADS830 are internally joined together, obviating the design of split ground planes. The ground pins (1, 18) should directly connect to an analog ground plane which covers the PC board area around the converter. While designing the layout, it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog signal path. Because of its high sampling rate, the ADS830 generates high frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins are sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the ADS830. In most cases 0.1F ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible. In addition, a larger bipolar capacitor (1F to 22F) should be placed on the PC board in proximity of the converter circuit. ADS830 TABLE I. Coding Table for the ADS830. It is recommended to keep the capacitive loading on the data lines as low as possible ( 15pF). Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing. Those high current surges can feed back to the analog portion of the ADS830 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. They also provide the added benefit of isolating the ADS830 from any digital noise activities on the bus coupling back high frequency noise. ADS830 SBAS086A GND 1 +VS 19 GND 18 0.1F VDRV 20 0.1F 10F + +5V +3/+5V FIGURE 9. Recommended Bypassing for the Supply Pins. 11 PACKAGE OPTION ADDENDUM www.ti.com 16-Aug-2012 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) ADS830E ACTIVE SSOP DBQ 20 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR ADS830E/2K5 ACTIVE SSOP DBQ 20 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR ADS830E/2K5G4 ACTIVE SSOP DBQ 20 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR ADS830EG4 ACTIVE SSOP DBQ 20 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device ADS830E/2K5 Package Package Pins Type Drawing SSOP DBQ 20 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 16.4 Pack Materials-Page 1 6.5 B0 (mm) K0 (mm) P1 (mm) 9.0 2.1 8.0 W Pin1 (mm) Quadrant 16.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ADS830E/2K5 SSOP DBQ 20 2500 367.0 367.0 38.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated