63
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
Lead-Free/Green SP720
General Purpose ESD Protection - SP720 Series
Description
Features
t &4%*OUFSGBDF$BQBCJMJUZGPS)#.4UBOEBSET
- MIL STD 3015.7 ................................................. 15kV
- IEC 61000-4-2, Direct Discharge,
- Single Input .......................................... 4kV (Level 2)
- Two Inputs in Parallel ............................ 8kV (Level 4)
- IEC 61000-4-2, Air Discharge ...............15kV (Level 4)
t )JHI1FBL$VSSFOU$BQBCJMJUZ
- IEC 61000-4-5 (8/20μs) ....................................... ±3A
- Single Pulse, 100μs Pulse Width ........................ ±2A
- Single Pulse, 4μs Pulse Width ............................ ±5A
t %FTJHOFEUP1SPWJEF0WFS7PMUBHF1SPUFDUJPO
- Single-Ended Voltage Range to ........................ +30V
- Differential Voltage Range to ............................ ±15V
t 'BTU4XJUDIJOH .............................................. 2ns Risetime
t -PX*OQVU-FBLBHFT .................................1nA at 25º (Typ)
t -PX*OQVU$BQBDJUBODF ....................................... 3pF (Typ)
t "O"SSBZPG4$3%JPEF1BJST
t 0QFSBUJOH5FNQFSBUVSF3BOHF....................-40ºC to 105ºC
Applications
The SP720 is an array of SCR/Diode bipolar structures for
ESD and over-voltage protection to sensitive input circuits.
The SP720 has 2 protection SCR/Diode device structures
per input. A total of 14 available inputs can be used to
protect up to 14 external signal or bus lines. Over-voltage
protection is from the IN (pins 1-7 and 9-15) to V+ or V-.
The SCR structures are designed for fast triggering at a
threshold of one +VBE diode threshold above V+ (Pin 16) or
a -VBE diode threshold below V- (Pin 8). From an IN input,
a clamp to V+ is activated if a transient pulse causes the
input to be increased to a voltage level greater than one
VBE above V+. A similar clamp to V- is activated if a negative
pulse, one VBE less than V-, is applied to an IN input.
Standard ESD Human Body Model (HBM) Capability is:
t .JDSPQSPDFTTPS-PHJD
Input Protection
t %BUB#VT1SPUFDUJPO
t "OBMPH%FWJDF*OQVU
Protection
t 7PMUBHF$MBNQ
Pinout
Functional Block Diagram
V+ 16
1
8
2
3 - 7
9 - 15
IN
IN
IN
V-
RoHS Pb GREEN
SP720 (PDIP, SOIC)
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
IN
IN
IN
IN
IN
IN
V-
IN
V
+
IN
IN
IN
IN
IN
IN
IN
Life Support Note:
Not Intended for Use in Life Support or Life Saving Applications
The products shown herein are not designed for use in life sustaining or life saving
applications unless otherwise expressly indicated.
SP720 Series 3pF 4kV Diode Array
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
64
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
General Purpose ESD Protection - SP720 Series
Absolute Maximum Ratings
Parameter Rating Units
Continuous Supply Voltage, (V+) - (V-) +35 V
Forward Peak Current, IIN to VCC, IIN to GND
(Refer to Figure 5) ±2, 100μs A
Electrical Characteristics TA = -40oC to 105oC, VIN = 0.5VCC , Unless Otherwise Specified
Thermal Information
Parameter Rating Units
Thermal Resistance (Typical, Note 1) JA
oC/W
PDIP Package 90 oC/W
SOIC Package 130 oC/W
Maximum Storage Temperature Range -65 to 150 oC
Maximum Junction Temperature (Plastic
Package) 150 oC
Maximum Lead Temperature
(Soldering 20-40s) (SOIC Lead Tips Only) 260 oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress only rating and operation of the device
at these or any other conditions above those indicated in the operational sections of this
specification is not implied.
Parameter Symbol Test Conditions Min Typ Max Units
Operating Voltage Range,
VSUPPLY = [(V+) - (V-)]
VSUPPLY - 2 to 30 - V
Forward Voltage Drop: IIN = 1A (Peak Pulse)
IN to V- VFWDL -2- V
IN to V+ VFWDH -2- V
Input Leakage Current IIN -20 5 20 nA
Quiescent Supply Current IQUIESCENT -50200nA
Equivalent SCR ON Threshold Note 3 - 1.1 - V
Equivalent SCR ON Resistance VFWD/IFWD; Note 3 - 1 - Ω
Input Capacitance CIN -3-pF
Input Switching Speed tON -2-ns
Note:
ESD Ratings and Capability - See Figure 1, Table 1
Load Dump and Reverse Battery (Note 2)
1. JA is measured with the component mounted on an evaluation PC board in free air.
Notes:
2. In automotive and battery operated systems, the power supply lines should be externally protected for load dump and everse battery V+ and V- pins are connected to the same supply
voltage source as the device or control line under protection, a current limiting resistor should be connected in series between the external supply and the SP720 supply pins to limit
reverse battery current to within the rated maximum limits. Bypass capacitors of typically 0.01μF or larger from the V+ and V- pins to ground are recommended.
3. Refer to the Figure 3 graph for definitions of equivalent “SCR ON Threshold” and “SCR ON Resistance.” These characteristics are given here for thumb-rule nformation to determine peak
current and dissipation under EOS conditions.
(Application as an Input Clamp for Over-voltage, greater than 1VBE
Above V+ or less than -1VBE below V-)
+VCC
+VCC
INPUT
DRIVERS
PROTECTION CIRCUIT
(1 OF 14 ON CHIP)
SP720 INPUT
OR
SIGNAL
SOURCES
IN 9-15IN 1-7
SP720
V-
TO +VCC
LINEAR OR
DIGITAL IC
INTERFACE
V+
Typical Application of the SP720
65
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
Lead-Free/Green SP720
General Purpose ESD Protection - SP720 Series
ESD Capability
ESD capability is dependent on the application and defined
test standard. The evaluation results for various test
standards and methods based on Figure 1 are shown in
Table 1.
For the “Modified” MIL-STD-3015.7 condition that is
defined as an “in-circuit” method of ESD testing, the V+
and V- pins have a return path to ground and the SP720
ESD capability is typically greater than 15kV from 100pF
through 1.5kΩ. By strict definition of MIL-STD-3015.7 using
“pin-to-pin” device testing, the ESD voltage capability
is greater than 6kV. The MIL-STD-3015.7 results were
determined from AT&T ESD Test Lab measurements.
The HBM capability to the IEC 61000-4-2 standard is
greater than 15kV for air discharge (Level 4) and greater
than 4kV for direct discharge (Level 2). Dual pin capability (2
adjacent pins in parallel) is well in excess of 8kV (Level 4).
For ESD testing of the SP720 to EIAJ IC121 Machine
Model (MM) standard, the results are typically better than
1kV from 200pF with no series resistance.
Standard Type/Mode RDCD±VD
MIL STD 3015.7 Modified HBM 1.5kΩ 100pF 15kV
Standard HBM 1.5kΩ 100pF 6kV
IEC 61000-4-2
HBM, Air Discharge 330Ω 150pF 15kV
HBM, Direct Discharge 330Ω 150pF 4kV
HBM, Direct Discharge,
Two Parallel Input Pins 330Ω 150pF 8kV
EIAJ IC121 Machine Model 0kΩ 200pF 1kV
H.V.
SUPPLY
VD
IN
DUT
CD
R1
IEC 1000-4-2: R 150 to 100M
RD
CHARGE
SWITCH
DISCHARGE
SWITCH
MIL STD 3015.7: R 11 to 10M
Figure 1: Electrostatic Discharge Test
Table 1: ESD Test Conditions
Figure 3: High Current SCR Forward Voltage Drop Curve
Figure 2: Low Current SCR Forward Voltage Drop Curve
600 800 1000 1200
100
80
60
40
20
0
T
A
= 25°C
SINGLE PULSE
FORWARD SCR VOLTAGE DROP (mV)
FORWARD SCR CURRENT (mA)
2.5
2
1.5
1
0.5
0
VFWD
IFWD
3
EQUIV. SAT. ON
THRESHOLD ~ 1.1V
FORWARD SCR CURRENT (A)
TA = 25°C
SINGLE PULSE
FORWARD SCR VOLTAGE DROP (V)
2
1
0
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
66
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
General Purpose ESD Protection - SP720 Series
Peak Transient Current Capability for Long Duration Surges
The peak transient current capability rises sharply as the
width of the current pulse narrows. Destructive testing
was done to fully evaluate the SP720’s ability to withstand
a wide range of transient current pulses. The circuit used to
generate current pulses is shown in Figure 4.
The test circuit of Figure 4 is shown with a positive pulse
input. For a negative pulse input, the (-) current pulse input
goes to an SP720 ‘IN’ input pin and the (+) current pulse
input goes to the SP720 V- pin. The V+ to V- supply of the
SP720 must be allowed to float. (i.e., It is not tied to the
ground reference of the current pulse generator.) Figure
5 shows the point of overstress as defined by increased
leakage in excess of the data sheet published limits.
The maximum peak input current capability is dependent
on the V+ to V- voltage supply level, improving as the
supply voltage is reduced. Values of 0, 5, 15 and 30
voltages are shown. The safe operating range of the
transient peak current should be limited to no more than
75% of the measured overstress level for any given pulse
width as shown in Figure 5.
When adjacent input pins are paralleled, the sustained
peak current capability is increased to nearly twice that
of a single pin. For comparison, tests were run using dual
pin combinations 1+2, 3+4, 5+6, 7+9, 10+11, 12+13 and
14+15.
The overstress curve is shown in Figure 5 for a 15V supply
condition. The dual pins are capable of 10A peak current
for a 10μs pulse and 4A peak current for a 1ms pulse. The
complete for single pulse peak current vs. pulse width time
ranging up to 1 second are shown in Figure 5.
+
-CURRENT
SENSE
VOLTAGE
PROBE
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
IN
IN
IN
IN
IN
IN
V-
IN
V+
IN
IN
IN
IN
IN
IN
IN
+
-
R1 ~ 10 TYPICAL
SP720
VG
VG ADJ. 10V/A TYPICAL
R1
(-)
(+)
C1 ~ 100 μF
C1
VARIABLE TIME DURATION
CURRENT PULSE GENERA TOR
0.001 0.01 0.1 1
PEAK CURRENT (A)
10
7
6
5
4
3
2
1
0
0V
5V
15V
100 1000
10
9
30V
15V
8
CAUTION: SAFE OPERATING CONDITIONS LIMIT
THE MAXIMUM PEAK CURRENT FOR A GIVEN
PULSE WIDTH TO BE NO GREATER THAN 75%
OF THE VALUES SHOWN ON EACH CURVE.
SINGLE PIN STRESS CURVES
DUAL PIN STRESS CURVE
V+ TOV-SUPPLY
PULSE WIDTH TIME (ms)
Showing the Measured Point of Overstress in Amperes vs
pulse width time in milliseconds (TA = 25oC)
Figure 5: SP720 Typical Nonrepetitive Peak Current
Pulse Capability
Figure 4: Typical SP720 Peak Current Test Circuit
with a Variable Pulse Width Input
67
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
Lead-Free/Green SP720
General Purpose ESD Protection - SP720 Series
Time
Temperature
TP
TL
TS(max)
TS(min)
25
tP
tL
tS
time to peak temperature
PreheatPrehea
t
Ramp-up
R
amp-up
Ramp-down
R
amp-d
o
Critical Zone
TL to TP
C
ritical Zon
e
T
L
to
P
Reflow Condition Pb – Free assembly
Pre Heat
- Temperature Min (Ts(min))150°C
- Temperature Max (Ts(max))200°C
- Time (min to max) (ts)60 – 180 secs
Average ramp up rate (Liquidus) Temp
(TL) to peak 5°C/second max
TS(max) to TL - Ramp-up Rate 5°C/second max
Reflow - Temperature (TL) (Liquidus) 217°C
- Temperature (tL)60 – 150 seconds
Peak Temperature (TP)260+0/-5 °C
Time within 5°C of actual peak
Temperature (tp)20 – 40 seconds
Ramp-down Rate 5°C/second max
Time 25°C to peak Temperature (TP)8 minutes Max.
Do not exceed 260°C
Soldering Parameters
C
L
E
eA
C
eB
eC
-B-
E1
INDEX 1 2 3 N/2
N
AREA
SEATING
BASE
PLANE
PLANE
-C-
D1
B1
B
e
D
D1
A
A2
L
A1
-A-
0.010 (0.25)CAMBS
Package PDIP
Pins 16 Lead Dual-in-Line
JEDEC MS-001
Millimeters Inches Notes
Min Max Min Max
A- 5.33 - 0.210 4
A1 0.39 - 0.015 - 4
A2 2.93 4.95 0.115 0.195 -
B0.356 0.558 0.014 0.022 -
B1 1.15 1.77 0.045 0.070 8, 10
C0.204 0.355 0.008 0.014 -
D18.66 19.68 0.735 0.775 5
D1 0.13 - 0.005 - 5
E7.62 8.25 0.300 0.325 6
E1 6.10 7.11 0.240 0.280 5
e2.54 BSC 0.100 BSC -
eA7.62 BSC 0.300 BSC 6
eB- 10.92 - 0.430 7
L2.93 3.81 0.115 0.150 4
N16 16 9
Notes:
1. Controlling Dimensions: INCH. in case of conflict between English and Metric
dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication No.
95.
4. Dimensions A, A1 and L are measured with the package seated in JE-DEC seating
plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be perpendicular to datum -C- .
7. e B and eC are measured at the lead tips with the leads unconstrained. eC must be zero
or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall
not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1
dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
Package Dimensions Dual-In-Line Plastic Packages (PDIP)
©2012 Littelfuse, Inc.
Specifications are subject to change without notice.
Please refer to www.littelfuse.com/SPA for current information.
68
TVS Diode Arrays (SPA
™ Family of Products)
Revision: March 20, 2012
SP720 Lead-Free/Green Series
General Purpose ESD Protection - SP720 Series
Part Numbering System
Lead Plating Matte Tin
Lead Material Copper Alloy
Lead Coplanarity 0.004 inches (0.102mm)
Substitute Material Silicon
Body Material Molded Epoxy
Flammability UL 94 V-0
Product Characteristics
Ordering Information
Package Dimensions — Small Outline Plastic Packages (SOIC)
Notes:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication
Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash,
protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Interlead flash and
protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be
located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above the seating
plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension:MILLIMETER. Converted inch dimensions are not necessarily
exact.
Package SOIC
Pins 16
JEDEC MS-012
Millimeters Inches Notes
Min Max Min Max
A1.35 1.75 0.0532 0.0688 -
A1 0.10 0.25 0.0040 0.0098 -
B0.33 0.51 0.013 0.020 9
C0.19 0.25 0.0075 0.0098 -
D9.80 10.00 0.3859 0.3937 3
E3.80 4.00 0.1497 0.1574 4
e1.27 BSC 0.050 BSC -
H5.80 6.20 0.2284 0.2440 -
h0.25 0.50 0.0099 0.0196 5
L0.40 1.27 0.016 0.050 6
N16 16 7
μ0º 8º 0º 8º -
INDEX
AREA
E
D
N
123
-B-
0.25(0.010) C AM BS
e
-A-
L
B
M
-C-
A1
A
SEATING PLANE
0.10(0.004)
h x 45o
C
H0.25(0.010) BM M
μ
Part Number Temp. Range (ºC) Package Environmental
Informaton Marking Min. Order
SP720APP -40 to 105 16 Ld PDIP Lead-free SP720AP(P) 11500
SP720ABG -40 to 105 16 Ld SOIC Green SP720A(B)G 21920
SP720ABTG -40 to 105 16 Ld SOIC
Tape and Reel Green SP720A(B)G 22500
SP720
Series Package
P=Lead Free
G=Green
TG= Tape and Reel / Green
AB = 16 Ld SOIC
AP = 16 Ld PDIP
Silicon Protection
Array (SPATM)
Family of
TVS Diode Arrays
** **
See Ordering Information section for specific options available
Notes:
1. SP720AP(P) means device marking either SP720AP or SP720APP.
2. SP720A(B)G means device marking either SP720AG or SP720ABG which are good for types SP720ABG and SP720ABTG.