PB63
PB63U 1
FEATURES
♦ Wide Supply Range – ±20 V to ±75 V
♦ High Output Current – Up to 2 A Continuous
♦ Programmable Gain
♦ High Slew Rate – 1000 V/µs Typical
♦ Programmable Output Current Limit
♦ High Power Bandwidth – 1 MHz Typical
♦ Low Quiescent Current – 37 mA Typical
(Total, Both Channels)
APPLICATIONS
♦ LED Test Equipment
♦ LCD Test Equipment
♦ Semiconductor Test Equipment
♦ High Voltage Instrumentation
♦ Electrostatic Transducers and Deection
♦ Piezoelectric Positioning and Actuation
♦ Programmable Power Supplies
GENERALDESCRIPTION
The PB63 is a dual high voltage, high current booster
amplier designed to provide voltage and current gain
for a small signal, general purpose op amp. Includ-
ing the power booster within the feedback loop of the
driver amplier results in a composite amplier with the
accuracy of the driver and the extended output current
capability of the booster.
The output stage utilizes complementary MOSFETs,
providing symmetrical output impedance and eliminat-
ing second breakdown limitations imposed by Bipolar
Junction Transistors. Although the booster can be con-
gured quite simply, enormous exibility is provided
through the choice of driver amplier, current limit and
supply voltage.
This hybrid circuit utilizes a beryllia (BeO) substrate,
thick lm resistors, ceramic capacitors and semicon-
ductor chips to maximize reliability, minimize size and
give top performance. Ultrasonically bonded aluminum
wires provide reliable interconnections at all operating
temperatures. The PB63 is packaged in Apex Preci-
sion Power’s 12-pin power SIP. The case is electrically
isolated.
Dual Power Booster Amplifier
PB63
+Vs
COMP
OUT
CL
IN
-Vs
GAIN
FIGURE1.1/2Equivalentschematic
Copyright © Cirrus Logic, Inc. 2012
(All Rights Reserved)
www.cirrus.com
MAR2012
APEX-PB63UREVB
PB63
2 PB63U
Parameter TestConditions(Note1) Min Typ Max Units
INPUT
OFFSET VOLTAGE -20 ±5 +20 mV
OFFSET VOLTAGE vs. temp. Full temperature range +0.04 mV/ºC
INPUT BIAS CURRENT Full temperature range -50 +4 50 µA
INPUT RESISTANCE, DC 97 MΩ
INPUT CAPACITANCE 3 pF
NOISE f = 10KHz 25 nV/Hz1/2
DC POWER SUPPLY REJECTION 87 100 dB
DC COMMON MODE REJECTION 75 78 dB
GAIN(EachChannel)
OPEN LOOP GAIN f = 10KHz 83 dB
BANDWIDTH, -3db AV = 5V/V, RL = 50Ω 1.2 MHz
POWER BANDWIDTH, 100Vp-p AV = 5V/V, RL = 50Ω 1.0 MHz
OUTPUT(EachChannel)
VOLTAGE SWING IO = 2A |VS| - 11V |VS| - 7.5V V
VOLTAGE SWING IO = 0.5A |VS| - 6.5V V
CURRENT, Peak, Source Per Channel 2 A
SLEW RATE RL = 50Ω, 10VP-P input step, AV = 10V/V 950 1000 V/µs
CAPACITIVE LOAD,
25% OVERSHOOT 4VP-P input step, A V = 5V/V, Comp = 10pF 470 pF
SETTLING TIME to 0.1% RL = 50Ω, 4VP-P input step, AV=5V/V 300 ns
POWERSUPPLY(Note3)
VOLTAGE,± VS±20 ±65 ±75 V
CURRENT, quiescent Both Channels 37 46 mA
Parameter Symbol Min Max Units
SUPPLY VOLTAGE, +VS to -VS+VS TO -VS200 V
OUTPUT CURRENT, peak, per Channel within SOA 2 A
POWER DISSIPATION, internal DC (Note 5) PD90 W
INPUT VOLTAGE referred to common AIN, BIN (-VS + 10V) / AV(+VS - 10V) / AVV
TEMPERATURE, pin solder - 10 secs max. TPIN 260 ºC
TEMPERATURE, junction (Note 2) TJ150 ºC
TEMPERATURE RANGE, storage TS-55 125 ºC
1.CHARACTERISTICSANDSPECIFICATIONS
ABSOLUTEMAXIMUMRATINGS
SPECIFICATIONS(peramplier)
PB63
PB63U 3
Parameter TestConditions(Note1) Min Typ Max Units
THERMAL
RESISTANCE, AC junction to case
(NOTE 4) Full temp. range, f ≥ 60Hz 1.3 1.5 ºC/W
RESISTANCE, DC junction to case Full temp. range, f < 60Hz 2.4 2.7 ºC/W
RESISTANCE, junction to air Full temperature range 30 °C/W
OPERATING TEMPERATURE
RANGE, case -25 25 85 °C
NOTES:
1. All Min/Max characteristics and specications are guaranteed over the Specied Operating Condi-
tions. Typical performance characteristics and specications are derived from measurements taken
at typical supply voltages and TC = 25°C.
2. Long term operation at the maximum junction temperature will result in reduced product life. Derate
power dissipation to achieve high MTTF.
3. +VS and −VS denote the positive and negative supply voltages.
4. Rating applies if the output current alternates between both output transistors at a rate faster than 60
Hz.
5. Each device in the package is capable of dissipating 45W internally.
The PB63 is constructed from MOSFET transistors. ESD handling procedures must be observed.
The exposed substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not
crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.
CAUTION
12-pinPOWERSIP
PACKAGESTYLEDP
FIGURE2.ExternalConnections.
A IN
A COMP
A OUT
1 2 3 4 5 6 7 8 9 10 11 12
A GAIN
+VS
B OUT
-VS
B IN
B GAIN
B COMP
B RLIM
A RLIM
PB63DP
PB63
4 PB63U
2.TYPICALPERFORMANCEGRAPHS
20
25
30
35
40
45
50
QUIESCENT CURRENT (mA)
CASE TEMPERATURE, TC (°C)
QUIESCENT CURRENT
VS = ±75V
VS = ±50V
VS = ±25V
100806040200-20-40
-360
-315
-270
-225
-180
-135
-90
-45
0
45
CLOSED LOOP PHASE (°)
FREQUENCY (MHz)
SMALL SIGNAL CLOSED LOOP PHASE
AVCL=3
AVCL=5
AVCL=10
AVCL=25
0.001 1001010.10.01
-40
-30
-20
-10
0
10
20
30
40
CLOSED LOOP GAIN (dB)
FREQUENCY (MHz)
SMALL SIGNAL CLOSED LOOP GAIN
AVCL=3
AVCL=5
AVCL=10
AVCL=25
0.001 1001010.10.01
4
4.5
5
5.5
6
6.5
7
7.5
8
VOLTAGE DROP FROM SUPPLY, V
S
- V
O
(V)
OUTPUT CURRENT, IO (A)
OUTPUT VOLTAGE SWING
VS+
VS-
0.01 1
0.1
-60
-40
-20
0
20
40
60
0 200 400 600 800 1000
VOLTS
TIME (ns)
PULSE RESPONSE
INPUT
VOUT
0
5
10
15
20
25
30
35
40
INTERANL POWER DISSIPATION, (W)
CASE TEMPERATURE, TC (°C)
POWER DERATING
-25 1007550250
45
50
PER CHANNEL
VOS vs. TEMPERATURE
CASE TEMPERATURE, TC (°C)
VOS (mV)
-40 100806040200.0-20
6.00
0.00
1.00
2.00
3.00
4.00
5.00
VS = ±50V
VS = ±75V
VS = ±20V
POWER SUPPLY REJECTION RATIO
+VS PSRR (dB)
-VS PSRR (dB)
PSRR, dB
1 100100.1
7575
40
45
50
55
60
65
70
FREQUENCY, kHz
THD vs. FREQUENCY
FREQUENCY, kHz
THD, %
10010 1K
6.00
0.00
1.00
2.00
3.00
4.00
5.00
RL = 50Ω
RL = 1KΩ
0.68Ω, IO-
1.5Ω, IO+
0.33Ω, IO+
0.68Ω, IO+
1.5Ω, IO-
0.33Ω, IO-
CURRENT LIMIT vs. TEMP.
CASE TEMPERATURE, TC (°C)
-40 120100806040200-20
2.0
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
OUTPUT CURRENT, A
RISE
FALL
-20 100806040200-40
CASE TEMPERATURE, TC (°C)
100
50
55
60
65
70
75
80
85
90
95
RISE AND FALL TIME (nS)
RISE AND FALL TIME vs. TEMP.
25
30
35
40
45
50
IQ (mA)
CASE TEMPERATURE (°C)
COMPOSITE IQ vs. Temperature
VS = ±20V
V
S
= ±50V
V
S
= ±75V
-40 100806040200-20-60
PB63
PB63U 5
3.PINDESCRIPTIONS
Pin# PinName Description
1 A IN Signal Input, A channel
2 A COMP Compensation, A channel
3 A OUT Load Connection, A channel
4 A GAIN Gain Setting Resistor connection, A channel
5 A CL Current Limit Resistor connection, A channel
6 +VSPositive Power Supply Connection
7 -VSNegative Power Supply Connection
8 BCL Current Limit Resistor connection, B channel
9 B GAIN Gain Setting Resistor connection, B channel
10 B OUT Load Connection, B channel
11 B COMP Compensation, B channel
12 B IN Signal Input, B channel
4.TYPICALAPPLICATION
5.COMPOSITEAMPLIFIERCONSIDERATIONS
Cascading two ampliers within a feedback loop has many advantages, but also requires careful consideration
of several amplier and system parameters. The most important of these are gain, stability, slew rate, and output
swing of the driver.
STABILITY
Stability can be maximized by observing the following guidelines:
1. Keep gain-bandwidth product of the driver lower than the closed loop bandwidth of the booster. Use the lowest
possible booster gain
2. Minimize phase shift within the loop.
A good compromise is to set total (composite) gain at least a factor of 3 times booster gain. Phase shift within the
loop is minimized through use of loop compensation capacitor CF when required. Typical values are 5pF to 33pF.
Stability is the most difcult to achieve in a conguration where driver effective gain is unity (i.e.; total gain = booster
gain).
BOOSTERGAIN
The gain of each section may be set independently by selecting a value for the gain setting resistor RG according
to the relation: GAIN = 1 + 2000
RG
where RG is in ohms. Recommended gain range is A V = 3V/V to A V = 25V/V.
+Vs
–Vs
OP
AMP PB63
CF
RF
RI
+15V
–15V
IN
OUT
RL
1/2
VIN
RGCCOMP
RCL
FIGURE3.Invertingcompositeamplier.
PB63
6 PB63U
SLEWRATE
The slew rate of the composite amplier is equal to the slew rate of the driver times the booster gain, with a maxi-
mum value equal to the booster slew rate.
OUTPUTSWING
The maximum output voltage swing required from the driver op amp is equal to the maximum output swing from
the booster divided by the booster gain. The offset voltage of the booster over temperature must be taken into ac-
count. Note also that effects of booster gain accuracy should be considered when calculating maximum available
driver swing.
6.GENERAL
Please read Application Note 1 “General Operating Considerations” which covers stability, power supplies, heat
sinking, mounting, current limit, SOA interpretation, and specication interpretation. Visit www.cirrus.com for Apex’s
complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.
SAFEOPERATINGAREA
The MOSFET output stage of the PB63 is not lim-
ited by second breakdown considerations as in bi-
polar output stages. Only thermal considerations
and current handling capabilities limit the SOA (see
Safe Operating Area graph). The output stage is
protected against transient yback by the parasitic
body diodes of the output stage MOSFET struc-
ture. However, for protection against sustained
high energy yback external fast-recovery diodes
must be used.
POWERSUPPLYBYPASSING
Bypass capacitors to power supply terminals +VS
and –VS must be connected physically close to the
pins to prevent local parasitic oscillation in the out-
put stage of the PB63. Use capacitors of at least
10μF for each supply. Bypass the large capacitors
with high quality ceramic capacitors (X7R) of 0.1μF
or greater.
CURRENTLIMIT
For proper operation, the current limit resistor (RLIM) must be connected as shown in the external connection dia-
gram. For optimum reliability the resistor value should be set as high as possible. The value is calculated as follows;
with the maximum practical value of 30 ohms. The current limit function can be disabled by shorting the CL pin to
the OUT pin.
RLIM = 0.7/I LIM
POWERSUPPLYPROTECTION
Unidirectional zener diode transient suppressors are recommended as protection on the supply pins. The zeners
clamp transients to voltages within the power supply rating and also clamp power supply reversals to ground.
Whether the zeners are used or not, the system power supply should be evaluated for transient performance in-
cluding power-on overshoot and power-off polarity reversal as well as line regulation. Conditions which can cause
open circuits or polarity reversals on either power supply rail should be avoided or protected against. Reversals or
opens on the negative supply rail is known to induce input stage failure. Unidirectional transzorbs prevent this, and
it is desirable that they be both electrically and physically as close to the amplier as possible.
0.01
0.1
1
1 10 100
OUTPUT CURRENT FROM +VS OR -VS (A)
SUPPLY TO OUTPUT DIFFERENTIAL VOLTAGE VS -VO (V)
SOA (PER CHANNEL)
STEADY STATE TC = 25°C
STEADY STATE TC = 85°C
100 ms SINGLE PULSE TC = 25°C
VDROP LIMIT
PB63
PB63U 7
CONTACTINGCIRRUSLOGICSUPPORT
For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.
For inquiries via email, please contact apex.support@cirrus.com.
International customers can also request support by contacting their local Cirrus Logic Sales Representative.
To nd the one nearest to you, go to www.cirrus.com
IMPORTANT NOTICE
Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnication, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives con-
sent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-
ERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE
SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PROD-
UCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUS-
TOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE
CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES,
BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL
LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc.
All other brand and product names in this document may be trademarks or service marks of their respective owners.