DATASHEET
MULTIPLIER AND ZERO DELAY BUFFER ICS570
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 1
ICS570 REV K 073007
Description
The ICS570 is a high-pe rformance Zero Dela y Buffer ( ZDB)
which integrates IDT’s proprietary analog/digital Phase
Loc ked Loop (PL L) techniques. The A version is
recommended for 5 V designs and the B version for
3.3 V designs. The chip is part of IDT’s ClockBlocksTM
family, and was designed as a performance upgrade to
meet toda y’s higher speed and low er v oltage requirement s.
The zer o delay feat ure means that the rising edge of the
input clock aligns with the rising edges of both output
clocks, giving the appear ance of no delay through the
device. There are two outputs on the chip, one being a
low-ske w divide by two of the other output. The device
incorporates an all-chip power down/ tri-state mode that
stops the internal PLL and puts both outputs into a high
impedance state.
The ICS570 is ideal for synchronizing outputs in a large
variety of systems, from personal computers to data
communications to graphics/video. By allo wing off-chip
f ee dback paths, the device can eliminate the dela y throu gh
other devices.
The ICS570 A and B versions were de signed to improve
input to outp ut jitter fr om the original ICS570 M v ersion, and
are recommended for all new designs.
Features
8-pin SOIC package
Availab le in Pb (lead) free package
Pin-for-pin replacement and upgrade to ICS570M
Functional equivalent to AV9170 (not a pin-for-pin
replacement)
Low input to out put skew of 300 ps max (>60 MHz
outputs)
Ability to choose between 14 different multipliers from
0.5x to 32x
Output clock frequency up to 170 MHz at 3.3 V
Can recover degraded input clock duty cycle
Output clock duty cycle of 45/55
Power Down and Tri-State Mode
Passes sprea d sp ec trum clock modulation
Full CMOS clock swings with 25 mA drive capability at
TTL levels
Advanced, low power CMOS process
ICS570B has an oper ating voltage of 3.3 V (±5%)
ICS570A has an oper ating voltage of 5.0 V (±5%)
Industrial temperature version available
Block Diagram
Phase
Detector,
Charge
Pump,
and Loop
Filter
divide
by N
CLK
External feedback can com e from CLK or CLK/2 (see table on page 2)
ICLK
FBIN
S1:0
VCO
CLK
2
/2
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 2
ICS570 REV K 073007
Pin Assignment
Clock Multiplier Decoding Table
(Multiplies Input clock by amount shown)
0 = connect directly to ground
M = leave unconne cted (self-biases to VDD/2)
1 = connect directly to VDD
*Input range with CLK feedback is double that for CLK/2
S1
VDD
GND
CLK
ICLK
S0
FBIN
CLK/21
2
3
4
8
7
6
5
S1
VDD
GND
CLK
ICLK
S0
FBIN
CLK/21
2
3
4
8
7
6
5
8 pin (150 mil) SOIC
S1 S0 FBIN from
CLK FBIN from
CLK/2 ICS570B (3.3 V) ICS570A (5.0 V)
CLK CLK/2 CLK CLK/2 ICLK Input Range FB from CLK/2* ICLK Input Range FB from CLK/2*
#1 #6 pin #7 pin #8 pin #7 pin #8
0 0 Power Down and Tri-State - -
0 M x3 x1.5 x6 x3 3.75 to 28 2.5 to 25
0 1 x4 x2 x8 x4 2.75 to 19 2.5 to 19
M 0 x8 x4 x16 x8 2.5 to 9.5 2.5 to 9.5
M M x6 x3 x12 x6 2.5 to 12.5 2.5 to 12.5
M 1 x10 x5 x20 x10 2.5 to 7.5 2.5 to 7.5
1 0 x1 /2 x2 x1 11 to 85 5 to 75
1 M x16 x8 x32 x16 1.5 to 5 1.5 to 5
1 1 x2 x1 x4 x2 5.5 to 37.5 2.5 to 37.5
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 3
ICS570 REV K 073007
Pin Descriptions
External Components
The ICS570 req uires a 0.01µF decoupling capacito r to be connected betwee n VDD and GND . It m ust be connected
close to the part to minimize lead inductance. No external pow er supply filtering is required for this device. A 33
series terminating resist or can be used ne xt to each output pin.
Recommended Circuit
Pin
Number Pin
Name Pin
Type Pin Description
1 S1 Input Select 1 for output clock. Connect to GND, VDD, or float per decoding
2 VDD Power Connect to +3.3 V (ICS570B). Connect to +5.0 V (ICS570A).
3 GND Power Connect to ground.
4 ICLK Input Re ference clock input.
5 FBIN Input Feedback clock input.
6 S0 Input Select 0 for output clock. Connect to GND, VDD, or float per decoding
7 CLK Output Clock output per table above.
8 CLK/2 Output Clock output per table above. Low skew divide b y two of pin 7 clock.
CLK
CLK/2
FBIN
S1
VDD
GND
Input S0
ICLK
x2 Mode (S1, S0 = 1, 1)
CLK Feedback
CLK
CLK/2
ICLK
x2 Mode (S1, S0 = 1, 0)
CLK/2 Feedback
CLK
CLK/2
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 4
ICS570 REV K 073007
Using CLK as the feedback will always result in synchronized rising edges between ICLK and CLK. How ever, the
CLK/2 could be a falling edge compared with ICLK. IDT recommends using CLK/2 feedback whenever possible.
This will synchronize the rising edges of all three clocks.
Clock Period Jitter Tables (ICS570A)
All jitter v alues are considered typical measured at 25°C with 27 termination resistor and 15 pF loads on both CLK
and CLK/2. The feedback is from CLK/2 to FBIN. Note that if an output is unused, it should be left unconnected to
improv e output jitter on the active output clocks.
Absolute and One Sigma Jitter (ps)
Absolute and One Sigma Jitter (ps)
Absolute and One Sigma Jitter (ps)
CLK = 50M CLK/2 = 25M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 8.333 6x ±115 80 3x ±65 20
0 1 6.25 8x ±115 80 4x ±60 20
M 0 3.125 16x ±120 80 8x ±55 20
M M 4.167 12x ±120 90 6x ±60 20
M 1 2.5 20x ±120 80 10x ±60 20
1 0 25 2x ±120 70 1x ±55 20
1 M 1.5625 32x ±120 80 16x ±50 20
1 1 12.5 4x ±120 80 2x ±55 20
CLK = 100M CLK/2 = 50M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 16.667 6x ±135 100 3x ±55 20
0 1 12.5 8x ±140 100 4x ±50 20
M 0 6.25 16x ±140 110 8x ±55 20
M M 8.333 12x ±140 110 6x ±55 20
M 1 5 20x ±135 100 10x ±50 20
1 0 50 2x ±120 90 1x ±50 20
1 M 3.125 32x ±135 100 16x ±55 20
1 1 25 4x ±130 90 2x ±65 20
CLK = 150M CLK/2 = 75M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 25 6x ±160 120 3x ±55 20
0 1 18.375 8x ±165 120 4x ±55 20
M 0 9.375 16x ±170 120 8x ±50 20
M M 12.5 12x ±160 120 6x ±55 20
M 1 7.5 20x ±160 120 10x ±55 20
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 5
ICS570 REV K 073007
Clock Period Jitter Tables (ICS570B)
All jitter v alues are considered typical measured at 25°C with 27 termination resistor and 15 pF loads on both CLK
and CLK/2. The feedback is from CLK/2 to FBIN. Note that if an output is unused, it should be left unconnected to
improv e output jitter on the active output clocks.
Absolute and One Sigma Jitter (ps)
Absolute and One Sigma Jitter (ps)
Absolute and One Sigma Jitter (ps)
1 0 75 2x ±155 110 1x ±55 20
1 M 4.6875 32x ±165 120 16x ±55 20
1 1 37.5 4x ±160 110 2x ±50 20
CLK = 50M CLK/2 = 25M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 8.333 6x ±110 80 3x ±55 20
0 1 6.25 8x ±125 90 4x ±50 20
M 0 3.125 16x ±130 90 8x ±55 20
M M 4.167 12x ±120 90 6x ±55 20
M 1 2.5 20x ±115 90 10x ±55 20
1 0 25 2x ±130 50 1x ±55 20
1 M 1.5625 32x ±120 90 16x ±55 20
1 1 12.5 4x ±120 60 2x ±55 20
CLK = 100M CLK/2 = 50M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 16.667 6x ±100 70 3x ±45 20
0 1 12.5 8x ±100 70 4x ±45 20
M 0 6.25 16x ±110 80 8x ±45 20
M M 8.333 12x ±100 70 6x ±45 20
M 1 5 20x ±105 70 10x ±40 20
1 0 50 2x ±90 60 1x ±40 20
1 M 3.125 32x ±95 70 16x ±45 20
1 1 25 4x ±105 70 2x ±60 20
CLK = 150M CLK/2 = 75M
S S CLKIN Multiplier P to P 1 sigma Multiplier P to P 1 sigma
0 M 25 6x ±115 70 3x ±50 20
0 1 18.375 8x ±120 80 4x ±50 20
M 0 9.375 16x ±130 90 8x ±50 20
M M 12.5 12x ±130 90 6x ±45 20
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 6
ICS570 REV K 073007
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS570. These ratings, which are
standard v alues for IDT commercially rated parts, are stress ratings only. Functional operation of the de vice at these
or any other conditions above those indi cated in the operational sections of the specifications is not implied.
Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical
parameters are guaranteed only over the recommended operating temperature range.
Recommended Operation Conditions
M 1 7.5 20x ±130 90 10x ±45 20
1 0 75 2x ±115 90 1x ±45 20
1 M 4.6875 32x ±130 90 16x ±50 20
1 1 37.5 4x ±110 70 2x ±60 20
Item Rating
Supply Voltage, VDD 7 V
All Inputs and Outputs -0.5 V to VDD+0.5 V
Ambient Operating Temperature, Commercial version 0 to +70°C
Ambient Operating Temperature, Industrial version -40 to +85°C
Storage Temperature -65 to +150 °C
Junction Temperature 125°C
Soldering Temperature 260°C
Parameter Min. Typ. Max. Units
Ambient Operating Temperature, Commercial version 0 70 °C
Ambient Operating Temperature, Industrial version -40 +85 °C
Power Supply Voltage (measured in respect to GND) +3.15 +3.3 +3.45 V
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 7
ICS570 REV K 073007
DC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85°C
Parameter Symbol Conditions Min. Typ. Max. Units
Operating Voltage VDD ICS570B,
ICS570M 3.15 3.45 V
ICS570A,
ICS570M 4.75 5.25
Operating Current IDD ICS570B,
ICS570M
VDD=3.3 V, 50M
input, S1:0 = 11
16 mA
ICS570A,
ICS570M
VDD=5.0 V, 50M
input, S1:0 = 11
25 mA
Input High Voltage VIH ICLK, FBIN 2 V
Input Low Voltage VIL ICLK, FBIN 0.8 V
Input High Voltage VIH S0, S1 VDD-0.5 V
Input Low Voltage
(mid-level) VIM S0, S1 VDD/2 V
Input Low Voltage VIL S0, S1 0.5 V
Output High V oltage (CMOS
High) VOH IOH = -4 mA VDD-0.4 V
Output High Voltage VOH IOH = -12 mA 2.4 V
Output Low Voltage VOL IOL = 12mA 0.4 V
Short Circuit Current IOS Each output ±100 mA
Input Capacitance CIN S0, S1 5 pF
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 8
ICS570 REV K 073007
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85°C
Note 1: Assumes clocks with same rise time, measured from rising edges at VDD/2
Note 2: Measured with 27 terminating resistor and 15 pF loads
Thermal Characteristics
Parameter Symbol Conditions Min. Typ. Max. Units
Input Frequency, ICLK FBIN from CLK/2 See table on page 2
Output Cloc k Frequency CLK 10 170 MHz
Output to Output Skew ICS570B, ICS570M 100 175 ps
Output to Output Skew VDD=5 V, ICS570A 100 200 ps
Input to Output Jitter 40 - 150 MHz 100-250 ps
ICS570M 600 ps
Input Skew, ICS570B,
ICS570M
ICLK to FBIN,
CLK>30MHz, Note 1 -300 300 ps
ICLK to FBIN,
CLK<10MHz, Note 1 -600 600 ps
Input Skew, ICS570A
ICLK to FBIN
CLK>30MHz, Note 1 -1 1 ns
ICLK to FBIN,
CLK<10MHz, Note 1 -1.5 1.5 ns
Output Cloc k Rise Time 0.8 to 2.0V, Note 2 0.75 ns
Output Clock Fall Time 2.0 to 0.8V, Note 2 0.75 ns
Output Clock Duty Cycle at VDD/2 45 49 - 51 55 %
Parameter Symbol Conditions Min. Typ. Max. Units
Thermal Resistance Junction to
Ambient θJA Still air 150 °C/W
θJA 1 m/s air flow 140 °C/W
θJA 3 m/s air flow 120 °C/W
Thermal Resistance Junction to Case θJC 40 °C/W
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 9
ICS570 REV K 073007
Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)
Package dimensions are kept current with JEDEC Publication No. 95
INDEX
AREA
1 2
8
D
E
SEATING
PLANE
A1
A
e
- C -
B
.10 (.004) C
C
L
H
h x 45
Millimeters Inches
Symbol Min Max Min Max
A 1.35 1.75 .0532 .0688
A1 0.10 0.25 .0040 .0098
B 0.33 0.51 .013 .020
C 0.19 0.25 .0075 .0098
D 4.80 5.00 .1890 .1968
E 3.80 4.00 .1497 .1574
e 1.27 BASIC 0.050 BASIC
H 5.80 6.20 .2284 .2440
h 0.25 0.50 .010 .020
L 0.40 1.27 .016 .050
a0°8°0°8°
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER
IDT™ / ICS™
MULTIPLIER AND ZERO DELAY BUFFER 10
ICS570 REV K 073007
Ordering Information
Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.
While the information presented herein has been checked f or both accuracy and reliability, Integrated Circuit Systems (IDT) assumes no
responsibility for either its use or for the infr ingement of any patents or other rights of third parties, which would result from its use. No
other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. An y other applications
such as those requir ing extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processin g by IDT. IDT reser ves the right to change any circuitry or specifications without notice. IDT
does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.
Part / Order Number Marking Shipping Packaging Package Temperature
570A ICS570A Tubes 8-pin SOIC 0 to +70° C
570AT ICS570A Tape and Reel 8-pin SOIC 0 to +70° C
570AI ICS570AI Tubes 8-pin SOIC -40 to 85° C
570AIT ICS570AI Tape and Reel 8-pin SOIC -40 to 85° C
570AILF 570AILF Tubes 8-pin SOIC -40 to 85° C
570AILFT 570AILF Tape and Reel 8-pin SOIC -40 to 85° C
570ALF 570ALF Tubes 8-pin SOIC 0 to +70° C
570ALFT 570ALF Tape and Reel 8-pin SOIC 0 to +70° C
570B ICS570B Tubes 8-pin SOIC 0 to +70° C
570BT ICS570B Tape and Reel 8-pin SOIC 0 to +70° C
570BLF ICS570BL Tubes 8-pin SOIC 0 to +70° C
570BLFT ICS570BL Tape and Reel 8-pin SOIC 0 to +70° C
570BI ICS570BI Tubes 8-pin SOIC -40 to 85° C
570BIT ICS570BI Tape and Reel 8-pin SOIC -40 to 85° C
570BILF 570BILF Tubes 8-pin SOIC -40 to 85° C
570BILFT 570BILF Tape and Reel 8-pin SOIC -40 to 85° C
570M ICS570M Tubes 8- pin SOIC 0 to +70° C
570MT ICS570M Tape and Reel 8-pin SOIC 0 to +70° C
570MLF 570M LF Tubes 8-pin SOIC 0 to +70° C
570MLFT 570MLF Tape and Reel 8-pin SOIC 0 to +70° C
570MI ICS570MI Tubes 8-pin SOIC -40 to 85° C
570MIT ICS570MI Tape and Reel 8-pin SOIC -40 to 85° C
© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device
Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered
trademarks used to identify products or services of their respective owners.
Printed in USA
Corporate Headquarters
Integrated Device Technology, Inc.
www.idt.com
For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775
For Tech Support
408-284-4522
www.idt.com/go/clockhelp
Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com
ICS570
MULTIPLIER AND ZERO DELAY BUFFER ZDB AND MULTIPLIER