

# 128Mbit GDDR SDRAM

***1M x 32Bit x 4 Banks  
Graphic Double Data Rate  
Synchronous DRAM  
with Bi-directional Data Strobe and DLL  
(144-Ball FBGA)***

**Revision 1.0**

**June 2004**

Samsung Electronics reserves the right to change products or specification without notice.

## Revision History

### Revision 1.0 (June 23, 2004)

- Changed tDQ<sub>SCK</sub>/tAC of -GC22/25 from 0.55tCK to 0.45tCK
- Changed tDQ<sub>SCK</sub>/tAC of -GC20 from 0.55tCK to 0.35tCK

### Revision 0.4 (June 04, 2004) - Preliminary

- Removed K4D26323QG-GC40 from the spec
- Changed VDD&VDDQ of -GC20/22 from 1.8V<sub>±</sub>0.1V to 2.0V<sub>±</sub>0.1V
- Changed AC characteristics table on page 15~ 16 from number of clock-based to ns-based. Also key parameters are changed as below
  - Changed tRFC/tWR\_A/tDAL of -GC20 from 23tCK/6tCK to 25tCK/7tCK/14tCK
  - Changed tRFC/tWR\_A/tDAL of -GC22 from 22tCK/6tCK to 23tCK/7tCK/14tCK
  - Changed tRC/tRFC/tRP/tWR\_A/tDAL of -GC25 from 17tCK/19tCK/5tCK/5tCK/10tCK to 18tCK/20tCK/6tCK/6tCK/12tCK
  - Changed tRC/tRFC/tRP/tRCD/tRP/tWR\_A/tDAL of -GC2A from 15tCK/17tCK/5tCK/5tCK/10tCK to 16tCK/18tCK/6tCK/6tCK/12tCK
  - Changed tRC/tRFC/tRAS/tRP/tWR\_A/tDAL of -GC33 from 13tCK/15tCK/9tCK/4tCK/4tCK to 15tCK/17tCK/10tCK/5tCK/5tCK/10tCK
- Added DC target spec

### Revision 0.3 (April 22, 2004)

- Changed tCK(max) of K4D26323QG-GC22 from 10ns to 5ns
- Changed tWR of K4D26323QG-GC20 from 6tCK to 7tCK
- Changed tWR of K4D26323QG-GC22 from 6tCK to 7tCK
- Changed tWR of K4D26323QG-GC25 from 5tCK to 6tCK
- Changed tWR of K4D26323QG-GC33 from 4tCK to 5tCK
- Changed tWR of K4D26323QG-GC40 from 3tCK to 4tCK

### Revision 0.2 (April 20, 2004)

- Changed tCK(max) of K4D26323QG-GC20 from 10ns to 5ns

### Revision 0.1 (April 16, 2004)

- Typo corrected

### Revision 0.0 (February 2, 2004) - Target Spec

**1M x 32Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM  
with Bi-directional Data Strobe and DLL****FEATURES**

- 1.8V ± 0.1V power supply for device operation
- 1.8V ± 0.1V power supply for I/O interface
- SSTL\_18 compatible inputs/outputs
- 4 banks operation
- MRS cycle with address key programs
  - Read latency 3, 4, 5 and 6 (clock)
  - Burst length (2, 4 and 8)
  - Burst type (sequential & interleave)
- All inputs except data & DM are sampled at the positive going edge of the system clock
- Differential clock input
- No Write-Interrupted by Read Function
- 4 DQS's ( 1DQS / Byte )
- Data I/O transactions on both edges of Data strobe
- DLL aligns DQ and DQS transitions with Clock transition
- Edge aligned data & data strobe output
- Center aligned data & data strobe input
- DM for write masking only
- Auto & Self refresh
- 32ms refresh period (4K cycle)
- 144-Ball FBGA
- Maximum clock frequency up to 500MHz
- Maximum data rate up to 1.0Gbps/pin

**ORDERING INFORMATION**

Part NO.	Max Freq.	Max Data Rate	Interface	Package
K4D26323QG-GC20	500MHz	1000Mbps/pin	SSTL_18	144-Ball FBGA
K4D26323QG-GC22	450MHz	900Mbps/pin		
K4D26323QG-GC25	400MHz	800Mbps/pin		
K4D26323QG-GC2A	350MHz	700Mbps/pin		
K4D26323QG-GC33	300MHz	600Mbps/pin		

\* K4D26323QG-VC is the Lead Free package part number.

\* For K4D26323QG-G(V)C20/22, VDD&VDDQ=2.0V±0.1V

**GENERAL DESCRIPTION****FOR 1M x 32Bit x 4 Bank DDR SDRAM**

The K4D26323QG is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x1,048,576 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 4.0GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

**PIN CONFIGURATION (Top View)**

	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>	<b>11</b>	<b>12</b>	<b>13</b>
<b>B</b>	DQS0	DM0	VSSQ	DQ3	DQ2	DQ0	DQ31	DQ29	DQ28	VSSQ	DM3	DQS3
<b>C</b>	DQ4	VDDQ	NC	VDDQ	DQ1	VDDQ	VDDQ	DQ30	VDDQ	NC	VDDQ	DQ27
<b>D</b>	DQ6	DQ5	VSSQ	VSSQ	VSSQ	VDD	VDD	VSSQ	VSSQ	VSSQ	DQ26	DQ25
<b>E</b>	DQ7	VDDQ	VDD	VSS	VSSQ	VSS	VSS	VSSQ	VSS	VDD	VDDQ	DQ24
<b>F</b>	DQ17	DQ16	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ15	DQ14
<b>G</b>	DQ19	DQ18	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ13	DQ12
<b>H</b>	DQS2	DM2	NC	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	NC	DM1	DQS1
<b>J</b>	DQ21	DQ20	VDDQ	VSSQ	VSS Thermal	VSS Thermal	VSS Thermal	VSS Thermal	VSSQ	VDDQ	DQ11	DQ10
<b>K</b>	DQ22	DQ23	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ9	DQ8
<b>L</b>	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	VDD	VSS	A10	VDD	VDD	RFU <sub>1</sub>	VSS	VDD	NC	NC
<b>M</b>	$\overline{\text{RAS}}$	NC	NC	BA1	A2	A11	A9	A5	RFU <sub>2</sub>	CK	$\overline{\text{CK}}$	MCL
<b>N</b>	$\overline{\text{CS}}$	NC	BA0	A0	A1	A3	A4	A6	A7	A8/AP	CKE	VREF

**NOTE:**

1. RFU1 is reserved for A12
2. RFU2 is reserved for BA2
3. VSS Thermal balls are optional

**PIN DESCRIPTION**


CK, $\overline{\text{CK}}$	Differential Clock Input	BA0, BA1	Bank Select Address
CKE	Clock Enable	A0 ~A11	Address Input
$\overline{\text{CS}}$	Chip Select	DQ0 ~ DQ31	Data Input/Output
$\overline{\text{RAS}}$	Row Address Strobe	VDD	Power
$\overline{\text{CAS}}$	Column Address Strobe	VSS	Ground
WE	Write Enable	VDDQ	Power for DQ's
DQS	Data Strobe	VSSQ	Ground for DQ's
DM	Data Mask	NC	No Connection
RFU	Reserved for Future Use	MCL	Must Connect Low

## INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Type	Function
CK, $\overline{CK}^{*1}$	Input	The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS.
CKE	Input	Activates the CK signal when high and deactivates the $\overline{CK}$ signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode.
$\overline{CS}$	Input	$\overline{CS}$ enables the command decoder when low and disabled the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$	Input	Latches row addresses on the positive going edge of the CK with $\overline{RAS}$ low. Enables row access & precharge.
$\overline{CAS}$	Input	Latches column addresses on the positive going edge of the CK with $\overline{CAS}$ low. Enables column access.
$\overline{WE}$	Input	Enables write operation and row precharge. Latches data in starting from $\overline{CAS}$ , $\overline{WE}$ active.
DQS0 ~ DQS3	Input/Output	Data input and output are synchronized with both edge of DQS. DQS0 for DQ0 ~ DQ7, DQS1 for DQ8 ~ DQ15, DQS2 for DQ16 ~ DQ23, DQS3 for DQ24 ~ DQ31.
DM0 ~ DM3	Input	Data In mask. Data In is masked by DM Latency=0 when DM is high in burst write. DM0 for DQ0 ~ DQ7, DM1 for DQ8 ~ DQ15, DM2 for DQ16 ~ DQ23, DM3 for DQ24 ~ DQ31.
DQ0 ~ DQ31	Input/Output	Data inputs/Outputs are multiplexed on the same pins.
BA0, BA1	Input	Selects which bank is to be active.
A0 ~ A11	Input	Row/Column addresses are multiplexed on the same pins. Row addresses : RA0 ~ RA11, Column addresses : CA0 ~ CA7. Column address CA8 is used for auto precharge.
VDD/VSS	Power Supply	Power and ground for the input buffers and core logic.
VDDQ/VSSQ	Power Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
VREF	Power Supply	Reference voltage for inputs, used for SSTL interface.
NC/RFU	No connection/ Reserved for future use	This pin is recommended to be left "No connection" on the device
MCL	Must Connect Low	Must connect low

\*1 : The timing reference point for the differential clocking is the cross point of CK and  $\overline{CK}$ .  
For any applications using the single ended clocking, apply VREF to  $\overline{CK}$  pin.

BLOCK DIAGRAM (1Mbit x 32I/O x 4 Bank)



**FUNCTIONAL DESCRIPTION**


**• Power-Up Sequence**

DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Apply power and keep CKE at low state (All other inputs may be undefined)
  - Apply VDD before VDDQ .
  - Apply VDDQ before VREF & VTT
2. Start clock and maintain stable condition for minimum 200us.
3. The minimum of 200us after stable power and clock(CK,CK<sup>-</sup>), apply NOP and take CKE to be high .
4. Issue precharge command for all banks of the device.
5. Issue a EMRS command to enable DLL. Minimum 20 clock cycles are required prior to MRS command.
- \*1 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.
- \*1,2 7. Issue precharge command for all banks of the device.
8. Issue at least 2 or more auto-refresh commands.
9. Issue a mode register set command with A8 to low to initialize the mode register.

\*1 The additional 200cycles of clock input is required to lock the DLL after enabling DLL.


\*2 Sequence of 6&7 is regardless of the order




\* When the operating frequency is changed, DLL reset should be required again.  
 After DLL reset again, the minimum 200 cycles of clock input is needed to lock the DLL.

**MODE REGISTER SET(MRS)**

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and WE (The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A0 ~ A11 and BA0, BA1 in the same cycle as CS, RAS, CAS and WE going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, CAS latency(read latency from column address) uses A4 ~ A6. A7 is used for test mode. A8 is used for DLL reset. A7,A8, BA0 and BA1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.



\* RFU(Reserved for future use) should stay "0" during MRS cycle.




\*1 : MRS can be issued only at all banks precharge state.  
 \*2 : Minimum trp is required to issue MRS command.



**EXTENDED MODE REGISTER SET(EMRS)**

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A11 and BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



\*1 : RFU(Reserved for future use) should stay "0" during EMRS cycle.

**Figure 7. Extended Mode Register set**

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD	-1.0 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDDQ	-0.5 ~ 3.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	3.3	W
Short circuit current	I <sub>OS</sub>	50	mA

**Note :** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.  
 Functional operation should be restricted to recommended operating condition.  
 Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## POWER &amp; DC OPERATING CONDITIONS(SSTL In/Out)

Recommended operating conditions(Voltage referenced to Vss=0V, TA=0 to 65°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Device Supply voltage	VDD	1.7	1.8	1.9	V	1,8
Output Supply voltage	VDDQ	1.7	1.8	1.9	V	1,8
Reference voltage	VREF	0.49*VDDQ	-	0.51*VDDQ	V	2
Termination voltage	V <sub>tt</sub>	VREF-0.04	VREF	VREF+0.04	V	3
Input logic high voltage	V <sub>IH(DC)</sub>	VREF+0.15	-	VDDQ+0.30	V	4
Input logic low voltage	V <sub>IL(DC)</sub>	-0.30	-	VREF-0.15	V	5
Output logic high voltage	V <sub>OH</sub>	V <sub>tt</sub> +0.76	-	-	V	I <sub>OH</sub> =-15.2mA, 7
Output logic low voltage	V <sub>OL</sub>	-	-	V <sub>tt</sub> -0.76	V	I <sub>OL</sub> =+15.2mA, 7
Input leakage current	I <sub>IL</sub>	-5	-	5	uA	6
Output leakage current	I <sub>OL</sub>	-5	-	5	uA	6

- Note :**
- Under all conditions VDDQ must be less than or equal to VDD.
  - VREF is expected to equal 0.50\*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed + 2% of the DC value.
  - V<sub>tt</sub> of the transmitting device must track VREF of the receiving device.
  - V<sub>IH(max.)</sub>= VDDQ +1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
  - V<sub>IL(min.)</sub>= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
  - For any pin under test input of 0V ≤ V<sub>IN</sub> ≤ VDD is acceptable. For all other pins that are not under test V<sub>IN</sub>=0V.
  - Output logic high voltage and low voltage is depend on output channel condition.
  - For K4D26323QG-G(V)C20/22, VDD&VDDQ=2.0V±0.1V

**DC CHARACTERISTICS**

Recommended operating conditions Unless Otherwise Noted, TA=0 to 65°C)

Parameter	Symbol	Test Condition	Version					Unit	Note
			-20	-22	-25	-2A	-33		
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst Length=2 t <sub>RC</sub> ≥ t <sub>RC</sub> (min) I <sub>OL</sub> =0mA, t <sub>CC</sub> = t <sub>CC</sub> (min)	325	305	250	225	200	mA	
Precharge Standby Current in Power-down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = t <sub>CC</sub> (min)	68	66	53	48	42	mA	
Precharge Standby Current in Non Power-down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH</sub> (min), CS ≥ V <sub>IH</sub> (min), t <sub>CC</sub> = t <sub>CC</sub> (min)	165	155	125	110	95	mA	
Active Standby Current power-down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL</sub> (max), t <sub>CC</sub> = t <sub>CC</sub> (min)	70	66	55	50	45	mA	
Active Standby Current in Non Power-down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH</sub> (min), CS ≥ V <sub>IH</sub> (min), t <sub>CC</sub> = t <sub>CC</sub> (min)	245	230	180	160	145	mA	
Operating Current ( Burst Mode)	I <sub>CC4</sub>	I <sub>OL</sub> =0mA ,t <sub>CC</sub> = t <sub>CC</sub> (min), Page Burst, All Banks activated.	515	490	380	350	345	mA	
Refresh Current	I <sub>CC5</sub>	t <sub>RC</sub> ≥ t <sub>RFC</sub> (min)	315	295	265	240	225	mA	1
Self Refresh Current	I <sub>CC6</sub>	CKE ≤ 0.2V	8					mA	
Operating Current (4Bank interleaving)	I <sub>CC7</sub>	Burst Length=4 t <sub>RC</sub> ≥ t <sub>RC</sub> (min) I <sub>OL</sub> =0mA, t <sub>CC</sub> = t <sub>CC</sub> (min)	655	615	490	445	425	mA	

**Note** : 1 Refresh period is 32ms

2 Current measured at VDD and VDDQ 1.8V condition

**AC INPUT OPERATING CONDITIONS**Recommended operating conditions(Voltage referenced to V<sub>SS</sub>=0V, TA=0 to 65°C)


Parameter	Symbol	Min	Typ	Max	Unit	Note
Input High (Logic 1) Voltage ;DQ	V <sub>IH</sub>	V <sub>REF</sub> +0.35	-	-	V	
Input Low (Logic 0) Voltage; DQ	V <sub>IL</sub>	-	-	V <sub>REF</sub> -0.35	V	
Clock Input Differential Voltage; CK and $\overline{CK}$	V <sub>ID</sub>	0.7	-	V <sub>DDQ</sub> +0.6	V	1
Clock Input Crossing Point Voltage; CK and $\overline{CK}$	V <sub>IX</sub>	0.5*V <sub>DDQ</sub> -0.2	-	0.5*V <sub>DDQ</sub> +0.2	V	2

**Note** : 1. V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ 2. The value of V<sub>IX</sub> is expected to equal 0.5\*V<sub>DDQ</sub> of the transmitting device and must track variations in the DC level of the same

**AC OPERATING TEST CONDITIONS** (TA= 0 to 65°C)

Parameter	Value	Unit	Note
Input reference voltage for CK(for single ended)	0.50*VDDQ	V	1
CK and $\overline{CK}$ signal maximum peak swing	1.5	V	
CK signal minimum slew rate	1.0	V/ns	
Input Levels(VIH/VIL)	VREF+0.4/VREF-0.4	V	
Input timing measurement reference level	VREF	V	
Output timing measurement reference level	Vtt	V	
Output load condition	See Fig.1		

Note 1 : In case of differential clocks(CK and  $\overline{CK}$ ), input reference voltage for clock is a CK and  $\overline{CK}$ 's crossing point.



(Fig. 1) Output Load Circuit

**CAPACITANCE** (TA= 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance( CK, $\overline{CK}$ )	CIN1	1.0	5.0	pF
Input capacitance(A0~A11, BA0~BA1)	CIN2	1.0	4.0	pF
Input capacitance ( CKE, CS, RAS,CAS, WE )	CIN3	1.0	4.0	pF
Data & DQS input/output capacitance(DQ0~DQ31)	COUT	1.0	6.5	pF
Input capacitance(DM0 ~ DM3)	CIN4	1.0	6.5	pF

**DECOUPLING CAPACITANCE GUIDE LINE**

Recommended decoupling capacitance added to power line at board.


Parameter	Symbol	Value	Unit
Decoupling Capacitance between VDD and Vss	CDC1	0.1 + 0.01	uF
Decoupling Capacitance between VDDQ and VSSQ	CDC2	0.1 + 0.01	uF

**Note :** 1. VDD and VDDQ pins are separated each other.  
 All VDD pins are connected in chip. All VDDQ pins are connected in chip.  
 2. Vss and VSSQ pins are separated each other  
 All Vss pins are connected in chip. All VSSQ pins are connected in chip.

AC CHARACTERISTICS (I)

Parameter	Symbol	-20		-22		-25		-2A		-33		Unit	Note	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
CK cycle time	tCK	CL=3	-	-	-	-	-	-	-	-	-	ns		
		CL=4	-	5.0	-	5.0	-	10.0	-	10.0	3.3	10.0	ns	
		CL=5	-	-	-	-	2.5	-	-	-	-	-	ns	
		CL=6	2.0	-	2.2	-	-	-	-	-	-	-	ns	
CK high level width	tCH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
CK low level width	tCL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
DQS out access time from CK	tDQSCK	-0.35	0.35	-0.45	0.45	-0.45	0.45	-0.55	0.55	-0.55	0.55	ns		
Output access time from CK	tAC	-0.35	0.35	-0.45	0.45	-0.45	0.45	-0.55	0.55	-0.55	0.55	ns		
Data strobe edge to Dout edge	tDQSQ	-	0.25	-	0.28	-	0.28	-	0.35	-	0.35	ns	1	
Read preamble	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tCK		
Read postamble	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK		
CK to valid DQS-in	tDQSS	0.85	1.15	0.85	1.15	0.85	1.15	0.85	1.15	0.85	1.15	tCK		
DQS-In setup time	tWPRES	0	-	0	-	0	-	0	-	0	-	ns		
DQS-in hold time	tWPREH	0.35	-	0.35	-	0.35	-	0.35	-	0.35	-	tCK		
DQS write postamble	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK		
DQS-In high level width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
DQS-In low level width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK		
Address and Control input setup	tIS	0.5	-	0.55	-	0.6	-	0.8	-	0.8	-	ns		
Address and Control input hold	tIH	0.5	-	0.55	-	0.6	-	0.8	-	0.8	-	ns		
DQ and DM setup time to DQS	tDS	0.25	-	0.27	-	0.3	-	0.35	-	0.35	-	ns		
DQ and DM hold time to DQS	tDH	0.25	-	0.27	-	0.3	-	0.35	-	0.35	-	ns		
Clock half period	tHP	tCLmin	-	tCLmin	-	tCLmin	-	tCLmin	-	tCLmin	-	ns	1	
		or tCHmin	-	or tCHmin	-	or tCHmin	-	or tCHmin	-	or tCHmin	-			
Data Hold skew factor	tQHS	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	ns		
Data output hold time from DQS	tQH	tHP-tQHS	-	tHP-tQHS	-	tHP-tQHS	-	tHP-tQHS	-	tHP-tQHS	-	ns	1	


Simplified Timing @ BL=2, CL=4




Note 1 :

- The JEDEC DDR specification currently defines the output data valid window( $t_{DV}$ ) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of  $t_{DV}(=0.35t_{CK})$  artificially penalizes system timing budgets by assuming the worst case output valid window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term,  $t_{QH}$  which stands for data output hold time from DQS is defined to account for clock duty cycle variation and replaces  $t_{DV}$
- $t_{QHmin} = t_{HP}-X$  where
  - .  $t_{HP}$ =Minimum half clock period for any given cycle and is defined by clock high or clock low time( $t_{CH},t_{CL}$ )
  - .  $X$ =A frequency dependent timing allowance account for  $t_{DQSQmax}$

**$t_{QH}$  Timing (CL4, BL2)**



**Power Down Timing**



## AC CHARACTERISTICS (II)

Parameter	Symbol	-20		-22		-25		-2A		-33		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Row cycle time	tRC	46	-	46.2	-	45	-	45.8	-	49.5	-	ns	
Refresh row cycle time	tRFC	50	-	50.6	-	50	-	51.5	-	56.1	-	ns	
Row active time	tRAS	32	100K	30.8	100K	30	100K	28.6	100K	33	100K	ns	
RAS to CAS delay for Read	tRCDRD	14	-	15.4	-	15	-	16.5	-	16.5	-	ns	
RAS to CAS delay for Write	tRCDWR	10	-	11	-	10	-	11.4	-	11.4	-	ns	
Row precharge time	tRP	14	-	15.4	-	15	-	16.5	-	16.5	-	ns	
Last data in to Row precharge @Normal Precharge	tWR	14	-	15.4	-	15	-	16.5	-	16.5	-	ns	1
Last data in to Row precharge @Auto Precharge	tWR_A	14	-	15.4	-	15	-	16.5	-	16.5	-	ns	1
Auto precharge write recovery + Precharge	tDAL	28	-	30.8	-	30	-	33	-	33	-	ns	
Row active to Row active	tRRD	5	-	5	-	4	-	4	-	3	-	tCK	
Last data in to Read command	tCDLR	2	-	2	-	2	-	2	-	2	-	tCK	1
Col. address to Col. address	tCCD	1	-	1	-	1	-	1	-	1	-	tCK	
Mode register set cycle time	tMRD	5	-	5	-	4	-	3	-	3	-	tCK	
Exit self refresh to read command	tXSR	200	-	200	-	200	-	200	-	200	-	tCK	
Power down exit time	tPDEX	3tCK+ tIS	-	3tCK+ tIS	-	3tCK+ tIS	-	3tCK+ tIS	-	3tCK+ tIS	-	ns	
Refresh interval time	tREF	7.8	-	7.8	-	7.8	-	7.8	-	7.8	-	us	

Note : 1. For normal write operation, even numbers of Din are to be written inside DRAM

## AC CHARACTERISTICS (III)

(Unit : Number of Clock)

## K4D26323QG-GC20

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
500MHz ( 2.0ns )	6	23	25	16	7	5	7	5	14	tCK
450MHz ( 2.2ns )	6	21	23	14	7	5	7	5	14	tCK

## K4D26323QG-GC22

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
450MHz ( 2.2ns )	6	21	23	14	7	5	7	5	14	tCK

## K4D26323QG-GC25

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
400MHz ( 2.5ns )	5	18	20	12	6	4	6	4	12	tCK
350MHz ( 2.86ns )	5	16	18	10	6	4	6	4	12	tCK
300MHz ( 3.3ns )	4	15	17	10	5	3	5	3	10	tCK

## K4D26323QG-GC2A


Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
350MHz ( 2.86ns )	5	16	18	10	6	4	6	4	12	tCK
300MHz ( 3.3ns )	4	15	17	10	5	3	5	3	10	tCK

## K4D26323QG-GC33


Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
300MHz ( 3.3ns )	4	15	17	10	5	3	5	3	10	tCK




Simplified Timing(2) @ BL=4



PACKAGE DIMENSIONS (144-Ball FBGA)



<Top View>



Unit : mm