DS04-28308-3E
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
2-Channel 8-BIT D/A Converter
MB40968/40968V
■DESCRIPTION
The Fuji tsu MB40968 /40968V is a 2-channel 8-bit high speed digital to analog conver ter for vid eo frequency
band fabricated by Fujitsu Advanced Bipolar Technology. This is suitable for YC signal processing of digital VCR.
■FEATURES
• Resolution: 8-bits
•Linearity error: ±0.2% (max.)
• Maximum conv ersion rate: 30 MHz (Min.)
• Analog output voltage range: 3 to 5V
• Reference voltage output:
MB40968: Resistance-type potential divider output (3/5 × VCCA)
MB40968V: Band gap reference output (VCCA – 2 [V])
• Digital input voltage: TTL level
• Single power supply voltage: +5.0 [V]
• Power dissipation: 270 [mW] (typ)
■PACKAGE
(DIP-28P-M03)
Plastic DIP, 28 pin
(FTP-28P-M01)
Plastic FTP, 28 pin
2
MB40968/40968V
■PIN ASSIGNMENT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
(TOP VIEW)
A 5
A 6
A 7
A 8(LSB)
CLKA
B 1(MSB)
B 2
B 3
B 4
B 5
B 6
B 7
B 8(LSB)
CLKB
A 4
A 3
A 2
A 1(MSB)
V CCD
V CCA
A OUT
A.GND
B OUT
V CCA
V RIN
V ROUT
COMP
D.GND
3
MB40968/40968V
■PIN DESCRIPTION
Pin Number Symbol I/O Descriptions
25 to 28
1 to 4 A1 to A8I A-channel Digital Signal Inputs: A1 (MSB), A8 (LSB)
6 to 13 B1 to B8I B- channel Digital Signal Inputs: B1 (MSB), B8 (LSB)
5CLK
AI A-channel Clock Input
14 CLKBI B-channel Clock Input
24 VCCD — Power Supply for Digital Circuit
19, 23 VCCA — Power Supply for Analog Circuit, two pins (19,23) should be used.
15 D-GND — Ground for Digital Circuit
21 A-GND — Ground for Analog Circuit
18 VRIN I
Terminal for reference voltage input.
Zero scale voltage of analog output is specified applying any voltage to
this terminal.
Input reference voltage should be 2.7 to 4.3V and,
VCCA – VRIN ≤ 2.2V
17
MB40968
VROUT OTerminal for reference voltage output by resistance-type potential
divider.
Analog output of “VCCA to 3/5 × VCCA” is supplied c onnecting this
terminal with VRIN terminal.
MB40968V
VROUT OTerminal for reference voltage output consists of Band Gap reference.
This terminal supplies the voltage of “VCCA to VCCA – 2V”.
2V output is maintained connecting this terminal with VRIN, even if the
power supply fluctuates frequently.
16 COMP — Ter m inal for phase compens atio n cap aci tan ce ;
Capacitance of 1 µF or mo re sh oul d be i ns erted betw ee n CO MP an d A-
GND.
22 AOUT O A-channel Analog Signal Output
20 BOUT O B-channel Analog Signal Output
4
MB40968/40968V
■BLOCK DIAGRAM
88 8
AMP.
Current
Switch
Buffer
Master
Slave
F-F
Input
Buffer
CLK A
A 1(MSB)
A 2
A 3
A 4
A 5
A 6
A 7
A 8(LSB)
A-OUT
(A) (A) (A) (A)
88 8 Current
Switch
Buffer
Master
Slave
F-F
Input
Buffer
CLK B
B 1(MSB)
B 2
B 3
B 4
B 5
B 6
B 7
B 8(LSB)
B-OUT
(B) (B) (B) (B)
Reference
Resistor
Reference Voltage
D.GND A.GND V ROUT V RIN COMP V CCD V CCA
5
MB40968/40968V
■ABSOLUTE MAXIMUM RATINGS
Precautions: Permanent device damage may occur if the abov e Absolute Maximum Ratings are exceeded. Func-
tional operation s hould be restr icted to the conditio ns as d etailed i n the ope rational sec tions of this
data sheet. Exposure to absolute maximum rating conditions for e xtended periods may affect de vice
reliability.
■RECOMMENDED OPERATING CONDITIONS
Rating Symbol Value Unit
Power supply voltage VCCA, VCCD –0.5 to +7.0 V
Supply voltage difference VCCD – VCCA 1.5 V
Digital input voltage VID –0.5 to +7.0 V
Storage temperature TSTG –55 to +125 °C
Parameter Symbol Value Unit
Min. Typ. Max.
Power supply voltage VCCA, VCCD
(VCCA – VCCD)4.75
(–0.2) 5.00 5.25
(0.2) V
Analog reference v oltage VCCA – VRIN 0.70 2.00 2.20 V
VRIN 2.70 3.00 4.30
High level digital Input v oltage VIHD 2.0 — — V
Low level digital input voltage VILD ——0.8V
Clock frequency fCLK — — 30 MHz
Data set up time tSU 10.0 — — ns
Data hold time th4.0 — — ns
High level clock pulse width tWH 10.0 — — ns
Low level clock pulse width tWL 10.0 — — ns
Phase compensation capacitance CCOMP 1.0 — — µF
Operating temperature Top 0 — 70 °C
6
MB40968/40968V
■ELECTRICAL CHARACTERISTICS
(VCC = 4.75 to 5.25V, Ta = 0 to 70°C)
*1:
*2: VCC = 5.00 (V)
MB40968
MB40968V
Parameter Symbol Condition Value Unit
Min. Typ. Max.
Resolution — — — — 8 Bit
Lineari ty erro r LE DC — — ±0.2 %
Reference input current IRIN VRIN = 3.000 (V) — — 10 µA
High level digital input current IIHD VIHD = 2.7 (V) — — 20 µA
Low level digital input current IILD VILD = 0.4 (V) –100 — — µA
2-channel’s output voltage ratio FSR*1VCCA = 5.00 (V)
VCCD = 5.00 (V)
VRIN = VROUT 0—4%
Full-scale analog output voltage VOFS VCCA = 5.00 (V)
VCCD = 5.00 (V)
VRIN = VROUT
VCCA
–0.015 VCCA —V
Zero-scale analog output voltage VOZS VCCA = 5.00 (V)
VCCD = 5.00 (V)
VRIN = 3.000 (V) 2.938 3.008 3.078 V
Output resistance ROTa = 25°C 192 240 288 Ω
Power supply current ICC VCCA = 5.25 (V)
VCCD = 5.25 (V)
VRIN = VROUT —54*280 mA
Refere nce output voltag e VROUT VCCA = 5.00 (V)
VCCD = 5.00 (V) 2.900 3.000 3.100 V
Refere nce output voltag e VROUT —VCCA
–2.100 VCCA
–2.000 VCCA
–1.900 V
Refere nce output voltag e
temperature constant — — — 100 — ppm/°C
FSR VOFS A
() VOZS A
()
–
VOFS B
() VOZS B
()
–
------------------------------------------------- 1
–100
×
=%
7
MB40968/40968V
Switching Characteristics (VCC = 4.75 to 5.25V, Ta = 0 to 70°C)
Parameter Symbol Condition Value Unit
Min. Typ. Max.
Minimum conversion rate Fs — 30 — — MSPS
Output delay time tPLH
tPHL CL = 15 pF
Terminated A.OUT
pin with 240Ω
Terminated B.OUT
pin with 240Ω
—10—ns
Output rise time tr—5—ns
Output fall time tf—5—ns
Settling time tsetLH
tsetHL —15—ns
8
MB40968/40968V
Figure 1 DAC Output Voltage
Input
A 1 – 8
B 1 – 8
FF
00
(V CCA)
V OFS
(V RIN)
V OZS
Output
A OUT
B OUT
5.000 V
5.000 V
3.008 V
3.000 V
1 LSB = 8 mV
1.5V
1.5V
90%
50%
10%
±1/2 LSB
t PLH t PHL
t setLH t setHL
t
wL
t
wH
t ht su
3V
0V
3V
0V
t r t f
±1/2 LSB
Data Input
Clock Output
Analog Output V OZS
Figure 2 Timing Diagram
9
MB40968/40968V
50 kΩ50 kΩ
V CCD
D.GND
Degital Input Threshold Voltage ≅ 1.4 V
V CCA
I O
Analog Output
A.GND
R 0 = 240Ω
V CCA
A.GND
4 kΩ
6 kΩ
V ROUT
-
+
B.G.R
V CCA
R S *
V ROUT
Note*:Reference for preventing over current when short circuit with GND.
Figure 3 Digital Input Equivalent Circuit (A1 to A8, B1 to B8, CLKA, CLKB)
Figure 6 MB40968V Reference Output Voltage (VROUT)
Figure 4 Analog Output Equivalent Circuit
(AOUT, BOUT)Figure 5 MB40968 Reference Output Voltage
(VROUT)
10
MB40968/40968V
The re lati on s bet ween Di gi tal i nput c ode a nd An alo g outp ut voltage o f M B4 096 8/40 968 V ar e ide all y indi ca ted
as follows.
Output Voltage Ratio between 2 channels is calculated as follows.
AOUTNBOUTN
()
VCCA 255 N
–
256
--------------------VCCA VRIN
–
()×
–= N: 0 to 255 Digital Input Code
VOFS VCCA
=
VOZS VCCA 255
256
----------VCCA VRIN
–
()×
–=
FSR VOFS A
() VOZS A
()
–
VOFS B
() VOZS B
()
–
------------------------------------------------- 1
–100
×
=%
11
MB40968/40968V
■TYPICAL CONNECTION EXAMPLE
5 V
DATA Input
CLK Input
V CCAV CCD
D.GND A.GND
CLK A
CLK B
V RIN
V ROUT
COMP
A 1 to A 8
B 1 to B 8
A OUT
B OUT
1µF
0.01µF0.01µF
2.2µH 2.2µH
47µF47µF
12
MB40968/40968V
■PRECAUTIONS
1. Inter-channel Cr osstalk
The MB88361 is a 2-channel D/A converter, requiring the use of special mounting methods to minimize crosstalk
between analog output pins.
Specifically, it is recommended that PC board designs should emphasize the prevention of large coupling
capacities between analog output lines. (See ■TYPICAL CHARACTERISTIC CURVES.)
2. Prevention of Switching Noise
To reduce superimposed switching noise on the analog output signal to an absolute minimum, it is recommended
that a noise limiting capa citor between the VCCA and VCCD pi ns b e pl aced a s c lo se as p os sible to the pi ns and
connected to the A.GND and D.GND pins.
3. Power S upply Patterns
Power supply patterns connected to the A.GND and B.GND pins should be as possible in order to reduce
parasitic impedance.
13
MB40968/40968V
■TYPICAL CHARACTERISTIC CURVES
(Continued)
V CC=5.25 V
V RIN=V ROUT
100
80
60
40
20
0
Power Supply Current I CC(mA)
0-25 25 50 75 100
Operating Temperature Ta(°C)
V
CC
=5.00 V
V
RIN
=3.000 V
1007550250-25
Operating Temperature Ta(°C)
0.2
0.15
0.1
0.05
0
Linearity Error |LE|(%)
300
280
260
240
220
200
Output Resistance R
O
(Ω)
0-25 25 50 75 100
Operating Temperature Ta(°C)
Figure 7 Power Supply Current vs.
Operating Temperature Figure 8 Linearity Error vs.
Operating Temperatur e
Figure 9 Output Resistance vs.
Operating Temperature
Operating Temperature Ta(°C)
V CC=5.00 V
V RIN=V ROUT
V CC
(reference)
-4
-2
-6
-8
-10
Full-Scale Analog Output Voltage V OFS(V)
0-25 25 50 75 100
Figure 10 Full-Scale Analog Output Voltage
vs. Operating Temperature
V CC=5.00 V
V RIN=3.000 V
1007550250-25
Operation Temperature Ta(°C)
3.100
3.050
3.000
2.950
2.900
Zero-Scale Analog Output Voltage V OZS(V)
Figure 11 Zero-Scale Analog Output Voltage
vs. Operating Temperature
V CC=5.00 V
1007550250-25
Operating Temperature Ta(°C)
3.100
3.050
3.000
2.950
2.900
Reference Output Voltage V ROUT(V)
Figure 12 MB40968 Reference Output Voltage
vs. Operating Temperature
14
MB40968/40968V
(Continued)
V CC=5.00 V
1007550250-25
Operating Temperature Ta(°C)
3.200
3.100
3.000
2.900
2.800
Reference Output Voltage V ROUT(V)
Ta=+25°C
6.05.55.04.54.03.5
Power Supply Voltage V CC(V)
2.200
2.100
2.000
1.900
1.800
Power Supply Voltage-Analog Reference Voltage
[V CC-V ROUT](V)
V CC=5.00 V
6
4
2
0
Data Set Up Time t SU(ns)
0-25 25 50 75 100
Operating Temperature Ta(°C)
8
10 Ta=+25°C
6
4
2
0
Data Set Up Time t SU(ns)
4.03.5 4.5 5.0 5.5 6.0
Power Supply Voltage V CC(V)
8
10
V CC=5.00 V
2
0
-2
-4
Data Hold Time t h(ns)
0-25 25 50 75 100
Operating Temperature Ta(°C)
4
6Ta=+25°C
2
0
-2
-4
Data Hold Time t h(ns)
4.03.5 4.5 5.0 5.5 6.0
Power Supply Voltage V CC(V)
4
6
Figure 13 MB40968V Reference Output Voltage
vs. Operating Temperature Figure 14 MB40968V Analog Reference Voltage
vs. Power Supply Voltage
Figure 15 Data Set Up Time vs.
Operating Temperature Figure 16 Data Set Up Time vs.
Power Supply Voltage
Figure 17 Data Hold Time vs.
Operating Temperature Figure 18 Data Hold Time vs.
Power Supply Voltage
15
MB40968/40968V
(Continued)
12
8
4
0
Output Rise Time t r Output Fall Time t f (ns)
0-25 25 50 75 100
Operating Temperature Ta(°C)
16
20 V CC=5.00 V
V RIN=V ROUT
C L=15 pF
OUTPUT 240 Ω
(1 V amplitude)
OUTPUT OPEN
(2 V amplitude)
t r
t f
t r
t f
12
8
4
0
Output Rise Time t r Output Fall Time t f(ns)
4.03.5 4.5 5.0 5.5 6.0
Power Supply Voltage V CC(V)
16
20 Ta=25°C
V RIN=V ROUT
C L=15 pF
OUTPUT 240 Ω
(1 V amplitude)
OUTPUT OPEN
(2 V amplitude) t r
t f
t r
t f
12
8
4
0
Output Delay Time t PHL,t PLH(ns)
0-25 25 50 75 100
Operating Temperature Ta(°C)
16
20 V CC=5.00 V
V RIN=V ROUT
C L=15 pF
OUTPUT OPEN
(2 V amplitude)
OUTPUT 240 Ω
(1 V amplitude)
12
8
4
0
Output Delay Time t PHL,t PLH(ns)
4.03.5 4.5 5.0 5.5 6.0
Power Suppry Voltage V CC(V)
16
20 Ta=25°C
V RIN=V ROUT
C L=15 pF
OUTPUT OPEN
(2 V amplitude)
OUTPUT 240 Ω
(1 V amplitude)
6
4
2
0
Clock Pulse Width t W (ns)
0-25 25 50 75 100
Operating Temperature Ta(°C)
8
10 V CC=5.00 V
t WL
t WH
6
4
2
0
Clock Pulse Width t W (ns)
4.03.5 4.5 5.0 5.5 6.0
Power Supply Voltage V CC(V)
8
10 Ta=25°C
t WL
t WH
Figure 19 Output Rise, Fall Time vs.
Operating Temperature Figure 20 Output Rise, Fall Time vs.
Power Supply Voltage
Figure 21 Output Delay Time vs.
Operating Temperature Figure 22 Output Delay Time vs.
Power Supply Voltage
Figure 23 Clock Pulse Width vs.
Operating Temperature Figure 24 Clock Pulse Width vs.
Power Supply Voltage
16
MB40968/40968V
■PACKAGE DIMENSION
–0
+.020
–.012
+.008
–0
+0.50
+0.20
–0.30
TYP
10.16(.400)
0.25±0.05
(.010±.002)
23.114(.910)REF
(.018±.004)
0.45±0.10
(.070±.007)
3.00(.118)MIN
4.85(.191)MAX
(.358±.010)
9.10±0.25
.039
1.024
INDEX-1
MAX
1.778(.070)
1.00
0.51(.020)MIN
15°MAX
26.00
1.778±0.18
INDEX-2
1994 FUJITSU LIMITED D28012S-3C-3
CDimensions in mm (inch)
(DIP-28P-M03)
Plastic DIP, 28 pin
17
MB40968/40968V
+0.05
–0.02
+.002
–.001
+0.25
–0.20 +.010
–.008
(.020±.008)
(STAND OFF)
0.05(.002)MIN
0.50±0.20
(.362±.012)
9.20±0.30
2.80(.110)MAX
(.402±.016)(.299±.012)
(.018±.004)
0.45±0.10
10.20±0.40
7.60±0.30
16.51(.650)REF
1.27(.050)TYP
1 PIN INDEX
0.15
.006
17.75 .699
Details of "A" part
0.60(.024)
0.20(.008)
0.18(.007)MAX
0.68(.027)MAX
"A"
M
Ø0.13(.005)
0.10(.004)
1994 FUJITSU LIMITED F28005S-5C-4
CDimensions in mm (inch)
(FTP-28P-M01)
Plastic FTP, 28 pin
18
MB40968/40968V
FUJITSU LIMITED
For further information please contact:
Japan
FUJITSU LIMITED
Corp orate Glob al Bus i ness Sup port Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753
Fax: (044) 754- 332 9
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432- 904 4/9 045
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (0610 3) 690-1 22
Asia Pacific
FUJITSU MICRO ELECTRONICS ASIA PTE. LIMITED
No. 51 Bras Basah Road,
Plaza By T he Park,
#06-04 to #06-07
Singapore 189554
Tel: 336-1600
Fax: 336 -1609
F9607
FUJITSU LIMITED Printed in Japan
All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a
means of illustrating ty pical semi conductor appli cations. Com-
plete inform ation suffic ient for const ruction purpo ses is not nec -
essarily given.
The information contained in this document has been carefully
checked and is believed to be reliable. However, Fujitsu as-
sumes no responsibility for inaccuracies.
The information contained in this document does not convey any
license under the copyrights, patent rights or trademarks claimed
and owned by Fujitsu.
Fujitsu reserves the right to change products or specifications
without notice.
No part of this p ublica tion ma y be copi ed or r eprod uced in an y
form or by any means, or transferred to any third party without
prior written consent of Fujitsu.
The information contained in this document are not intended for
use with equipments which require extremely high reliability
such as a eros pace equi pment s, u ndersea rep eaters, n uclea r co n-
trol systems or me dical equi pments for life sup port.
