SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003


- Open Drain Power-On Reset With 200-ms Delay (TPS775xx)
- Open Drain Power Good (TPS776xx)
- 500-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.6-V (TPS77516 Only), 1.8-V, 2.5-V, 2.8-V (TPS77628 Only), 3.3-V Fixed Output and Adjustable Versions
- Dropout Voltage to 169 mV (Typ) at 500 mA (TPS77x33)
- Ultralow 85 μA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection

#### description


The TPS775xx and TPS776xx devices are designed to have a fast transient response and be stable with a 10- $\mu$ F low ESR capacitors. This combination provides high performance at a reasonable cost.

#### **PWP PACKAGE** (TOP VIEW) GND/HSINK □ ☐ GND/HSINK 20 GND/HSINK \_\_\_ T GND/HSINK 2 19 GND 3 18 T NC 17 T NC NC 4 RESET/PG ΕN 5 16 IN 6 15 ☐ FB/NC 7 14 IN NC 8 13 GND/HSINK I 9 12 ☐ GND/HSINK 11 GND/HSINK □ 10 ☐ GND/HSINK


NC - No internal connection



# TPS77x33 DROPOUT VOLTAGE vs



#### TPS77x33 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 169 mV at an output current of 500 mA for the TPS77x33) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85  $\mu$ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to 1  $\mu$ A at  $T_{-1} = 25^{\circ}\text{C}$ .

The RESET output of the TPS775xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS775xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

Power good (PG) of the TPS776xx is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS775xx and TPS776xx are offered in 1.5-V, 1.6-V (TPS77516 only), 1.8-V, 2.5-V, 2.8 V (TPS77628 only), and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V for TPS77501 option and 1.2 V to 5.5 V for TPS77601 option). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS775xx and TPS776xx families are available in 8 pin SOIC and 20 pin TSSOP packages.

<b>T</b> .	OUTPUT VOLTAGE (V)	PACKAGED DEVICES				
Tj	TYP	TSSOP (PWP)		SOIC	C (D)	
	3.3	TPS77533PWP	TPS77633PWP	TPS77533D	TPS77633D	
	2.5	TPS77525PWP	TPS77625PWP	TPS77525D	TPS77625D	
	2.8	_	TPS77628PWP		TPS77628D	
	1.8	TPS77518PWP	TPS77618PWP	TPS77518D	TPS77618D	
-40°C to 125°C	1.6	TPS77516PWP	_	TPS77516D	_	
-40°C to 125°C	1.5	TPS77515PWP	TPS77615PWP	TPS77515D	TPS77615D	
	Adjustable <sup>‡</sup> 1.2 V to 5.5 V	_	TPS77601PWP	_	TPS77601D	

**AVAILABLE OPTIONS**†


TPS77501PWP

TPS77501D

Adjustable<sup>‡</sup>

1.5 V to 5.5 V

<sup>&</sup>lt;sup>‡</sup> The TPS77x01 is programmable using an external resistor divider (see application information). The D and PWP packages are available taped and reeled. Add an R suffix to the device type (e.g., TPS77501DR).




<sup>§</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration for Fixed Output Options




<sup>†</sup> The TPS775xx has an open-drain power-on reset with a 200-ms delay function. The TPS776xx has an open-drain power good function.

#### functional block diagram—adjustable version



#### functional block diagram—fixed-voltage version



SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### **Terminal Functions**

#### **SOIC Package (TPS775xx)**

TERMINAL			DECODINE			
NAME	NO.	1/0	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	1		Regulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	Regulated output voltage			
RESET	8	0	RESET output			

#### TSSOP Package (TPS775xx)

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
EN	5	I	Enable input
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
GND	3		Regulator ground
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink
IN	6, 7	I	Input voltage
NC	4, 8, 17, 18		No connect
OUT	13, 14	0	Regulated output voltage
RESET	16	0	RESET output

#### **SOIC Package (TPS776xx)**

TERMINAL						
NAME	NO.	1/0	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	1		Regulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	Regulated output voltage			
PG	8	0	PG output			


#### TSSOP Package (TPS776xx)

TER	TERMINAL		DECORPTION
NAME	NO.	I/O	DESCRIPTION
EN	5	- 1	Enable input
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
GND	3		Regulator ground
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink
IN	6, 7	- 1	Input voltage
NC	4, 8, 17, 18		No connect
OUT	13, 14	0	Regulated output voltage
PG	16	0	PG output



SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### TPS775xx RESET timing diagram



<sup>†</sup> V<sub>res</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.



<sup>‡</sup> V<sub>IT</sub> –Trip voltage is typically 5% lower than the output voltage (95%V<sub>O</sub>) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.

SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	
Voltage range at EN	
Maximum RESET voltage (TPS775xx)	
Maximum PG voltage (TPS776xx)	
Peak output current	Internally limited
Output voltage, V <sub>O</sub> (OUT, FB)	
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
ESD rating, HBM	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	0	568 mW	5.68 mW/°C	312 mW	227 mW
	250	904 mW	9.04 mW/°C	497 mW	361 mW

#### **DISSIPATION RATING TABLE 2 - FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
514/56	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PWP\$	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PWP¶	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

<sup>§</sup> This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in<sup>2</sup>).

#### recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V <sub>I</sub> #		2.7	10	V
Outland and the manager of M	TPS77501	1.5	5.5	
Output voltage range, V <sub>O</sub>	TPS77601	1.2	5.5	V
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-	-40	125	°C

<sup>#</sup> To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ 



<sup>‡</sup> All voltage values are with respect to network terminal ground.

<sup>¶</sup> This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

## electrical characteristics ove<u>r re</u>commended operating temperature range (TJ = $-40^{\circ}$ C to 125°C), V<sub>I</sub> = V<sub>O(typ)</sub> + 1 V, I<sub>O</sub> = 1 mA, EN = 0 V, C<sub>O</sub> = 10 $\mu$ F (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TPS77501	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		٧o		
	12577501	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	v
	TDC77004	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		٧o		
	TPS77601	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	V
	TD077.45	$T_J = 25^{\circ}C$ , $2.7 \text{ V} < V_{IN} < 10 \text{ V}$		1.5		
	TPS77x15	$T_J = -40^{\circ}C$ to 125°C, 2.7 V < $V_{IN}$ < 10 V	1.470		1.530	
	TPS77516	$T_J = 25^{\circ}C$ , $2.7 \text{ V} < V_{IN} < 10 \text{ V}$		1.6		V
Output voltage (10 µA to 500 mA	17577516	$T_J = -40^{\circ}C$ to 125°C, 2.7 V < $V_{IN}$ < 10 V	1.568		1.632	V
load) (see Note 2)	TPS77x18	$T_J = 25^{\circ}C$ , $2.8 \text{ V} < V_{IN} < 10 \text{ V}$		1.8		
	175//X16	$T_J = -40^{\circ}C$ to 125°C, 2.8 V < $V_{IN}$ < 10 V	1.764		1.836	
	TPS77x25	$T_J = 25^{\circ}C$ , $3.5 \text{ V} < V_{IN} < 10 \text{ V}$		2.5		
	1P3//x25	$T_J = -40^{\circ}C$ to 125°C, 3.5 V < $V_{IN}$ < 10 V	2.450		2.550	V
	TDC77620	$T_J = 25^{\circ}C$ , $3.8 \text{ V} < V_{IN} < 10 \text{ V}$		2.8		V
	TPS77628	$T_J = -40^{\circ}C$ to 125°C, 3.8 V < $V_{IN}$ < 10 V	2.744		2.856	
	TD077-00	$T_J = 25^{\circ}C$ , $4.3 \text{ V} < V_{IN} < 10 \text{ V}$		3.3		
TPS77x33		$T_J = -40^{\circ}C$ to 125°C, 4.3 V < $V_{IN}$ < 10 V	3.234		3.366	
Quiescent current (GND current)		$10 \mu A < I_O < 500 \text{ mA}, T_J = 25^{\circ}C$		85		
EN = 0V, (see Note 2)		$I_{O} = 500 \text{ mA},$ $T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			125	μΑ
Output voltage line regulation ( $\Delta V_O/V_O$ (see Notes 2 and 3)	<b>/</b> O )	$V_{O} + 1 V < V_{I} \le 10 V$ , $T_{J} = 25^{\circ}C$		0.01		%/V
Load regulation				3		mV
Output noise voltage (TPS77x18)		BW = 200 Hz to 100 kHz, $I_C = 500$ mA $C_0 = 10 \mu F$ , $T_J = 25^{\circ}C$		53		μVrms
Output current limit		V <sub>O</sub> = 0 V	1.2	1.6	1.9	Α
Thermal shutdown junction temperature				150		°C
Standby current		$\overline{\text{EN}} = \text{V}_{\text{I}}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C},  2.7 \text{ V} < \text{V}_{\text{I}} < 10 \text{ V}$		1		μΑ
Standby current		$\overline{EN} = V_{  }, 2.7 \text{ V} < V_{  } < 10 \text{ V}$			10	μΑ
FB input current TPS77x01		FB = 1.5 V		2		nA
High level enable input voltage			1.7			V
Low level enable input voltage					0.9	V
Power supply ripple rejection (see No	ote 2)	$f = 1 \text{ KHz},  C_0 = 10 \mu\text{F},  T_J = 25^{\circ}\text{C}$		60		dB

NOTES: 1. Minimum IN operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum IN voltage 10V.
2. If V<sub>O</sub> ≤ 1.8 V then V<sub>Imin</sub> = 2.7 V, V<sub>Imax</sub> = 10 V:

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{lmin} = V_O + 1 \text{ V}$ ,  $V_{lmax} = 10 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{lmax} - (V_O + 1 V))}{100} \times 1000$$



SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

## electrical characteristics ove<u>r re</u>commended operating temperature range (TJ = $-40^{\circ}$ C to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10$ $\mu F$ (unless otherwise noted) (continued)

PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
	Minimum input voltage for v	alid RESET	I <sub>O</sub> (RESET) = 300μA			1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%Vo
Reset	11		Measured at VO			0.5		%VO
(TPS775xx)	Output low voltage		V <sub>I</sub> = 2.7 V,	IO(RESET) = 1mA		0.15	0.4	V
	Leakage current		V(RESET) = 5 V				1	μΑ
	RESET time-out delay					200		ms
	Minimum input voltage for valid PG					1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%VO
PG (TPS776xx)	Hysteresis voltage		Measured at VO			0.5		%Vo
(11 G/7 GXX)	Output low voltage		V <sub>I</sub> = 2.7 V,	$I_{O(PG)} = 1 \text{ mA}$		0.15	0.4	V
	Leakage current		V <sub>(PG)</sub> = 5 V				1	μΑ
In most assume at (	-NI)		<del>EN</del> = 0 V		-1	0	1	
Input current (I	EN)		EN = VI		-1		1	μΑ
		TPS77628	$I_O = 500 \text{ mA},$	T <sub>J</sub> = 25°C		285		
	125//6		$I_0 = 500 \text{ mA},$	_			410	
Dropout voltage (see Note 4)		TDCZZCOO	$I_O = 500 \text{ mA},$	T <sub>J</sub> = 25°C		169		mV
		1PS//533	$I_O = 500 \text{ mA},$				287	mv
			$I_O = 500 \text{ mA},$	T <sub>J</sub> = 25°C		169		
		TPS77633	I <sub>O</sub> = 500 mA,				287	


NOTE 3: IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS77x15, TPS77516, TPS77x18, and TPS77x25 dropout voltage limited by input voltage range limitations (i.e., TPS77x33 input voltage needs to drop to 3.2 V for purpose of this test).

#### TYPICAL CHARACTERISTICS


#### **Table of Graphs**


			FIGURE
	O !	vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8
	Power supply ripple rejection	vs Frequency	9
	Output spectral noise density	vs Frequency	10
Z <sub>o</sub>	Output impedance	vs Frequency	11
		vs Input voltage	12
$V_{DO}$	Dropout voltage	vs Free-air temperature	13
	Input voltage (min)	vs Output voltage	14
	Line transient response		15, 17
	Load transient response		16, 18
Vo	Output voltage	vs Time	19
	Equivalent series resistance (ESR)	vs Output current	21 – 24















TPS77xxx **GROUND CURRENT** FREE-AIR TEMPERATURE 100  $V_{I} = 2.7 V$ 95 Ground Current - µA  $I_0 = 1 \text{ mA}$ 90 I<sub>O</sub> = 500 mA 85 80 -60 -40 -20 20 40 60 80 100 120 140 T<sub>A</sub> - Free-Air Temperature - °C Figure 8




TPS77x33









#### TYPICAL CHARACTERISTICS






Figure 17

Figure 16




Figure 20. Test Circuit for Typical Regions of Stability (Figures 21 through 24) (Fixed Output Options)

#### TYPICAL CHARACTERISTICS

### EQUIVALENT SERIES RESISTANCE<sup>†</sup> vs **OUTPUT CURRENT** 10 Region of Instability $V_0 = 3.3 \text{ V}$ $C_0 = 4.7 \, \mu F$ Region of Stability $V_1 = 4.3 \text{ V}$ T<sub>A</sub> = 25°C Region of Instability

TYPICAL REGION OF STABILITY

Figure 21

200

100


#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> vs

IO - Output Current - mA


300

400

500



### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>






Figure 22

#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

#### vs **OUTPUT CURRENT**




Figure 24

<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



ESR - Equivalent Series Resistance -  $\Omega$ 

0.01

SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### **APPLICATION INFORMATION**

The TPS775xx family includes five fixed-output voltage regulators (1.5 V, 1.6 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS77501 (adjustable from 1.5 V to 5.5 V).

The TPS776xx family includes five fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.8 V, and 3.3 V), and an adjustable regulator, the TPS77601 (adjustable from 1.2 V to 5.5 V).

#### device operation

The TPS775xx and TPS776xx feature very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS775xx and TPS776xx use a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS775xx and TPS776xx quiescent currents remain low even when the regulator drops out, eliminating both problems.

The TPS775xx and TPS776xx families also feature a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to  $2 \mu A$ . If the shutdown feature is not used,  $\overline{EN}$  should be tied to ground.

#### minimum load requirements

The TPS775xx and TPS776xx families are stable even at zero load; no minimum load is required for operation.

#### FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 26. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS775xx or TPS776xx are located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS775xx and TPS776xx require an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu$ F and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu$ F or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



#### **APPLICATION INFORMATION**

#### external capacitor requirements (continued)




Figure 25. Typical Application Circuit (Fixed Versions)

#### programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 26. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V typ (the internal reference voltage)}$ 

Resistors R1 and R2 should be chosen for approximately  $10-\mu A$  divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 =  $110 \text{ k}\Omega$  to set the divider current at approximately  $10 \mu A$  and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



### OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	121	110	kΩ
3.3 V	196	110	kΩ
3.6 V	226	110	kΩ
4.75 V	332	110	kΩ

Figure 26. TPS77x01 Adjustable LDO Regulator Programming



SLVS232H - SEPTEMBER 1999 - REVISED JUNE 2003

#### APPLICATION INFORMATION

#### reset indicator

The TPS775xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

#### power-good indicator

The TPS776xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

#### regulator protection

The TPS775xx and TPS776xx PMOS-pass transistors have a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS775xx and TPS776xx also feature internal current limiting and thermal protection. During normal operation, the TPS775xx and TPS776xx limit output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



#### **APPLICATION INFORMATION**

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where:

T<sub>I</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, and is calculated as

$$\frac{1}{\text{derating factor}}$$
 from the dissipation rating tables.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.





#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS77501D	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77501DR	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77501DRG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77501PWP	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77501PWPR	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77501PWPRG4	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77515D	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77515DG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77515DR	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77515DRG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77515PWP	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77515PWPG4	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77515PWPR	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77515PWPRG4	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77516D	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77516DG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77516DR	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77516DRG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77516PWP	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77516PWPG4	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77516PWPR	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77516PWPRG4	ACTIVE	HTSSOP	PWP	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77518D	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77518DG4	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77518DR	ACTIVE	SOIC	D	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





om 24-Feb-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Eco Plan <sup>(2)</sup> Qty	Lead/Ball Finish	MSL Peak Temp (3)
TPS77518DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77518PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77518PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77518PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77518PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS77525D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77525DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77525DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77525PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77525PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77525PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77533D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77533DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77533DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77533DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77533PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77533PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77533PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77533PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS77601D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77601DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77601DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77601DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77601PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS77601PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS77601PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF





24-Feb-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Eco Plan <sup>(2)</sup> Qty	Lead/Ball Finish	MSL Peak Temp (3)
TPS77601PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77615D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77615DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77615DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77615DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77615PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77615PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77615PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77615PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77618D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77618DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77618DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77618DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77618PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77618PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77618PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77618PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77625D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77625DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77625DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77625DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77625PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77625PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77625PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77625PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77628D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





.com 24-Feb-2006

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Eco Plan <sup>(2)</sup> Qty	Lead/Ball Finish	MSL Peak Temp (3)
TPS77628DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77628DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77628DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77628PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77628PWPG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77628PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77633D	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77633DG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77633DR	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77633DRG4	ACTIVE	SOIC	D	8	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS77633PWP	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77633PWPR	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS77633PWPRG4	ACTIVE	HTSSOP	PWP	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

24-Feb-2006

In no event shall TI's liability arisin to Customer on an annual basis.	g out of such information	exceed the total pure	chase price of the TI pa	art(s) at issue in this d	locument sold by Ti
to Customer on an annual basis.		·		. ,	·

### PWP (R-PDSO-G\*\*)

### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.






#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

### PWP (R-PDSO-G20) PowerPAD™



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



### D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated