

DATA SHEET

Datasheet.Live

74LVT125

3.3V Quad buffer (3-State)

Product specification
Supersedes data of 1995 Nov 14
IC23 Data Handbook

1998 Feb 19

3.3V Quad buffer (3-State)

74LVT125

FEATURES

- Quad bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT125 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT125 device is a quad buffer that is ideal for driving bus lines. The device features four Output Enables ($\overline{OE}0$, $\overline{OE}1$, $\overline{OE}2$, $\overline{OE}3$), each controlling one of the 3-State outputs.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Yn	$C_L = 50\text{pF}; V_{CC} = 3.3\text{V}$	2.7 2.9	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or 3.0V	4	pF
C_{OUT}	Output capacitance	Outputs disabled; $V_O = 0\text{V}$ or 3.0V	8	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	0.13	mA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVT125 D	74LVT125 D	SOT108-1
14-Pin Plastic SSOP	-40°C to +85°C	74LVT125 DB	74LVT125 DB	SOT337-1
14-Pin Plastic TSSOP	-40°C to +85°C	74LVT125 PW	74LVT125PW DH	SOT402-1

PIN CONFIGURATION




LOGIC SYMBOL



3.3V Quad buffer (3-State)

74LVT125

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE (EACH BUFFER)

INPUTS		OUTPUTS
\overline{OEn}	A_n	Y_n
L	L	L
L	H	H
H	X	Z

H = High voltage level
 L = Low voltage level
 X = Don't care
 Z = High impedance "Off" state

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 5, 9, 12	A0 – A3	Data inputs
3, 6, 8, 11	Y0 – Y3	Data outputs
1, 4, 10, 13	$\overline{OE}0 - \overline{OE}3$	Output enables
7	GND	Ground (0V)
14	V_{CC}	Positive supply voltage

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +4.6	V
V_I	DC input voltage ³		-0.5 to +7.0	V
V_{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
I_{OUT}	DC output current	Output in Low state	128	mA
		Out in High State	-64	mA
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
I_{OK}	DC output diode current	$V_O < 0$	-50	mA
T_{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V Quad buffer (3-State)

74LVT125

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	2.7	3.6	V
V_I	Input voltage	0	5.5	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level input voltage		0.8	V
I_{OH}	High-level output current		-32	mA
I_{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle $\leq 50\%$, $f \geq 1$ kHz		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; outputs enabled		10	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	$^{\circ}\text{C}$

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$			
			MIN	TYP ¹	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 2.7\text{V}; I_{IK} = -18\text{mA}$		-0.9	-1.2	V
V_{OH}	High-level output voltage	$V_{CC} = 2.7$ to $3.6\text{V}; I_{OH} = -100\mu\text{A}$	$V_{CC}-0.2$	$V_{CC}-0.1$		V
		$V_{CC} = 2.7\text{V}; I_{OH} = -8\text{mA}$	2.4	2.5		
		$V_{CC} = 3.0\text{V}; I_{OH} = -32\text{mA}$	2.0	2.2		
V_{OL}	Low-level output voltage	$V_{CC} = 2.7\text{V}; I_{OL} = 100\mu\text{A}$		0.1	0.2	V
		$V_{CC} = 2.7\text{V}; I_{OL} = 24\text{mA}$		0.3	0.5	
		$V_{CC} = 3.0\text{V}; I_{OL} = 16\text{mA}$		0.25	0.4	
		$V_{CC} = 3.0\text{V}; I_{OL} = 32\text{mA}$		0.3	0.5	
		$V_{CC} = 3.0\text{V}; I_{OL} = 64\text{mA}$		0.4	0.55	
I_I	Input leakage current	$V_{CC} = 0$ or $3.6\text{V}; V_I = 5.5\text{V}$	All inputs	1	10	μA
		$V_{CC} = 3.6\text{V}; V_I = V_{CC}$ or GND	Control pins	± 0.1	± 1	
		$V_{CC} = 3.6\text{V}; V_I = V_{CC}$	Data pins ⁴	0.1	1	
		$V_{CC} = 3.6\text{V}; V_I = 0$		-1	-5	
I_{OFF}	Output off current	$V_{CC} = 0\text{V}; V_I$ or $V_O = 0$ to 4.5V		1	± 100	μA
I_{HOLD}	Bus Hold current A inputs ⁶	$V_{CC} = 3\text{V}; V_I = 0.8\text{V}$	75	150		μA
		$V_{CC} = 3\text{V}; V_I = 2.0\text{V}$	-75	-150		
		$V_{CC} = 0\text{V}$ to $3.6\text{V}; V_{CC} = 3.6\text{V}$	± 500			
I_{EX}	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5\text{V}; V_{CC} = 3.0\text{V}$		60	125	μA
$I_{PU/PD}$	Power up/down 3-State output current ³	$V_{CC} \leq 1.2\text{V}; V_O = 0.5\text{V}$ to $V_{CC}; V_I = \text{GND}$ or $V_{CC}; \text{OE/OE} = \text{Don't care}$		± 1	± 100	μA
I_{OZH}	3-State output high current	$V_{CC} = 3.6\text{V}; V_O = 3.0\text{V}$		1	5	μA
I_{OZL}	3-State output low current	$V_{CC} = 3.6\text{V}; V_O = 0.5\text{V}$		-1	-5	μA
I_{CCH}	Quiescent supply current	$V_{CC} = 3.6\text{V}; \text{Outputs High}, V_I = \text{GND}$ or $V_{CC}, I_O = 0$		0.13	0.19	mA
I_{CCL}		$V_{CC} = 3.6\text{V}; \text{Outputs Low}, V_I = \text{GND}$ or $V_{CC}, I_O = 0$		2	7	
I_{CCZ}		$V_{CC} = 3.6\text{V}; \text{Outputs Disabled}; V_I = \text{GND}$ or $V_{CC}, I_O = 0^5$		0.13	0.19	
ΔI_{CC}	Additional supply current per input pin ²	$V_{CC} = 3\text{V}$ to $3.6\text{V}; \text{One input at } V_{CC}-0.6\text{V}, \text{Other inputs at } V_{CC}$ or GND		0.1	0.2	mA

NOTES:

- All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{amb} = 25^{\circ}\text{C}$.
- This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
- This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec . From $V_{CC} = 1.2\text{V}$ to $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ a transition time of $100\mu\text{sec}$ is permitted. This parameter is valid for $T_{amb} = 25^{\circ}\text{C}$ only.
- Unused pins at V_{CC} or GND.
- I_{CCZ} is measured with outputs pulled to V_{CC} or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V Quad buffer (3-State)

74LVT125

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$, $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.


SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$	
			MIN	TYP ¹	MAX	MAX	
t_{PLH} t_{PHL}	Propagation delay An to Yn	1	1.0 1.0	2.7 2.9	4.0 3.9	4.5 4.9	ns
t_{PZH} t_{PZL}	Output enable time $\overline{O}E_n$ to Yn	2	1.0 1.1	3.4 3.4	4.7 4.7	6.0 6.5	ns
t_{PHZ} t_{PLZ}	Output disable time $\overline{O}E_n$ to Yn	2	1.8 1.3	3.7 2.6	5.1 4.5	5.7 4.0	ns

NOTE:


1. All typical values are at $V_{CC} = 3.3V$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC WAVEFORMS

$V_M = 1.5V$, $V_{IN} = \text{GND to } 2.7V$



Waveform 1. Input (An) to Output (Yn) Propagation Delays




Waveform 2. 3-State Output Enable and Disable Times


3.3V Quad buffer (3-State)

74LVT125

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs



$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6V
t_{PHZ}/t_{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT	2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$

SV00092

3.3V Quad buffer (3-State)

74LVT125

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT108-1	076E06S	MS-012AB			95-01-29 97-05-22

3.3V Quad buffer (3-State)

74LVT125

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT337-1		MO-150AB				95-02-04 96-01-18

3.3V Quad buffer (3-State)

74LVT125

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				-94-07-12- 95-04-04

3.3V Quad buffer (3-State)

74LVT125

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-03514

Let's make things better.