IS42/45R86400D/16320D/32160D
IS42/45S86400D/16320D/32160D
Integrated Silicon Solution, Inc. — www.issi.com 1
Rev. B
05/12/2015
Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time with-
out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain
the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can
reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such ap-
plications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
FEATURES
• Clock frequency: 200, 166, 143 MHz
• Fullysynchronous;allsignalsreferencedtoa
positive clock edge
• Internalbankforhidingrowaccess/precharge
• Powersupply:Vdd/Vddq = 2.3V-3.6V
IS42/45SxxxxxD-Vdd/Vddq = 3.3V
IS42/45RxxxxxD-Vdd/Vddq = 2.5
• LVTTLinterface
• Programmableburstlength
– (1, 2, 4, 8, full page)
• Programmableburstsequence:
Sequential/Interleave
• AutoRefresh(CBR)
• SelfRefresh
• 8Krefreshcyclesevery64ms
• Randomcolumnaddresseveryclockcycle
• ProgrammableCAS latency (2, 3 clocks)
• Burstread/writeandburstread/singlewrite
operations capability
• Burstterminationbyburststopandprecharge
command
• Packages:
x8/x16:54-pinTSOP-II,54-ballTF-BGA(x16only)
x32:90-ballTF-BGA
• TemperatureRange:
Commercial (0oC to +70oC)
Industrial (-40oC to +85oC)
Automotive, A1 (-40oC to +85oC)
Automotive, A2 (-40oC to +105oC)
16Mx32, 32Mx16, 64Mx8
512Mb SDRAM
MAY 2015
KEY TIMING PARAMETERS
Parameter -5 -6 -7 Unit
ClkCycleTime 
CASLatency=3 5 6 7 ns
CASLatency=2 10 10 7.5 ns
ClkFrequency 
CASLatency=3 200 167 143 Mhz
CASLatency=2 100 100 133 Mhz
AccessTimefromClock
CASLatency=3 5.0 5.4 5.4 ns
CASLatency=2 6 6 5.4 ns
ADDRESS TABLE
Parameter
16M x 32 32M x 16 64M x 8
Configuration
4M x 32 x 4
banks
8M x 16 x 4
banks
16M x 8 x 4
banks
Bank Address
Pins
BA0, BA1 BA0, BA1 BA0, BA1
Autoprecharge
Pins
A10/AP A10/AP A10/AP
Row Address
8K(A0–A12) 8K(A0–A12) 8K(A0–A12)
Column
Address
512(A0 – A8) 1K(A0–A9) 2K(A0–A9,
A11)
Refresh Count
Com./Ind./A1
A2
8K/64ms
8K/16ms
8K/64ms
8K/16ms
8K/64ms
8K/16ms
PACKAGE INFORMATION
IS42/45S32160D
IS42/45R32160D
IS42/45S16320D
IS42/45R16320D
IS42/45S86400D
IS42/45R86400D
4M x 32 x 4
banks
8M x 16 x 4
banks
16M x 8 x 4
banks
90-ballTF-BGA 54-pinTSOP-II
54-ballTF-BGA
54-pinTSOP-II
DEVICE OVERVIEW
ISSI's 512Mb Synchronous DRAM achieves high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
The512MbSDRAMisorganizedasfollows.
2 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DEVICE OVERVIEW
The 512Mb SDRAM is a high speed CMOS, dynamic
random-accessmemorydesignedtooperateineither3.3V
Vdd/Vddq or2.5VVdd/Vddq memory systems, depending
on the DRAM option. Internally configured as a quad-bank
DRAM with a synchronous interface.
The512MbSDRAM(536,870,912bits)includesanAUTO
REFRESH MODE, and a power-saving, power-down
mode. All signals are registered on the positive edge of
theclocksignal,CLK.AllinputsandoutputsareLVTTL
compatible.
The512MbSDRAMhastheabilitytosynchronouslyburst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequenceisavailablewiththeAUTOPRECHARGEfunction
enabled.
Precharge
one bank while accessing one of the
other three banks will hide the
precharge
cycles and provide
seamless, high-speed, random-access operation.
SDRAM
read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followedbyaREADorWRITEcommand.TheACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1selectthebank;A0-A12selecttherow).TheREAD
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
ProgrammableREADorWRITEburstlengthsconsistof
1, 2, 4 and 8 locations or full page, with a burst terminate
option.
CLK
CKE
CS
RAS
CAS
WE
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
A10
A12
COMMAND
DECODER
&
CLOCK
GENERATORMODE
REGISTER
REFRESH
CONTROLLER
REFRESH
COUNTER
SELF
REFRESH
CONTROLLER
ROW
ADDRESS
LATCH
MULTIPLEXER
COLUMN
ADDRESS LATCH
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
DATA IN
BUFFER
DATA OUT
BUFFER
DQML
DQMH
DQ 0-15
V
DD
/V
DDQ
V
ss
/V
ss
Q
13
13
10
13
13
10
16
16 16
16
1024
(x 16)
8192
8192
8192
ROW DECODER
8192
MEMORY CELL
ARRAY
BANK 0
SENSE AMP I/O GATE
BANK CONTROL LOGIC
ROW
ADDRESS
BUFFER
A11
2
FUNCTIONAL BLOCK DIAGRAM (FOR 8MX16X4 BANKS SHOWN)
Integrated Silicon Solution, Inc. — www.issi.com 3
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
V
DD
DQ0
V
DD
Q
NC
DQ1
V
SS
Q
NC
DQ2
V
DD
Q
NC
DQ3
V
SS
Q
NC
V
DD
NC
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ7
V
SS
Q
NC
DQ6
V
DD
Q
NC
DQ5
V
SS
Q
NC
DQ4
V
DD
Q
NC
V
SS
NC
DQM
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
PIN CONFIGURATIONS
54 pin TSOP - Type II for x8
PIN DESCRIPTIONS
A0-A12 Row Address Input
A0-A9, A11 Column Address Input
BA0, BA1 Bank Select Address
DQ0toDQ7 DataI/O
CLK SystemClockInput
CKE ClockEnable
CS Chip Select
RAS Row Address Strobe Command
CAS Column Address Strobe Command
WE Write Enable
DQM DataInput/OutputMask
Vdd Power
Vss Ground
Vddq PowerSupplyforI/OPin
Vssq GroundforI/OPin
NC No Connection
4 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
PIN CONFIGURATIONS
54 pin TSOP - Type II for x16
PIN DESCRIPTIONS
A0-A12 Row Address Input
A0-A9 Column Address Input
BA0, BA1 Bank Select Address
DQ0toDQ15 DataI/O
CLK SystemClockInput
CKE ClockEnable
CS Chip Select
RAS Row Address Strobe Command
CAS Column Address Strobe Command
V
DD
DQ0
V
DD
Q
DQ1
DQ2
V
SS
Q
DQ3
DQ4
V
DD
Q
DQ5
DQ6
V
SS
Q
DQ7
V
DD
DQML
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SS
Q
DQ14
DQ13
V
DD
Q
DQ12
DQ11
V
SS
Q
DQ10
DQ9
V
DD
Q
DQ8
V
SS
NC
DQMH
CLK
CKE
A12
A11
A9
A8
A7
A6
A5
A4
V
SS
WE Write Enable
DQML x16LowerByte,Input/OutputMask
DQMH x16UpperByte,Input/OutputMask
Vdd Power
Vss Ground
Vddq PowerSupplyforI/OPin
Vssq GroundforI/OPin
NC No Connection
Integrated Silicon Solution, Inc. — www.issi.com 5
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
PIN CONFIGURATION
54-ball TF-BGA for x16 (TopView)(8.00mmx13.00mmBody,0.8mmBallPitch)
package code: B
1 2 3 4 5 6 7 8 9
A
B
C
D
E
F
G
H
J
VSS
DQ14
DQ12
DQ10
DQ8
DQMH
A12
A8
VSS
DQ15
DQ13
DQ11
DQ9
NC
CLK
A11
A7
A5
VSSQ
VDDQ
VSSQ
VDDQ
VSS
CKE
A9
A6
A4
VDDQ
VSSQ
VDDQ
VSSQ
VDD
CAS
BA0
A0
A3
DQ0
DQ2
DQ4
DQ6
DQML
RAS
BA1
A1
A2
VDD
DQ1
DQ3
DQ5
DQ7
WE
CS
A10
VDD
PIN DESCRIPTIONS
A0-A12 Row Address Input
A0-A9 Column Address Input
BA0, BA1 Bank Select Address
DQ0toDQ15 DataI/O
CLK SystemClockInput
CKE ClockEnable
CS Chip Select
RAS Row Address Strobe Command
CAS Column Address Strobe Command
WE Write Enable
DQML x16LowerByteInput/OutputMask
DQMH x16UpperByteInput/OutputMask
Vdd Power
Vss Ground
Vddq PowerSupplyforI/OPin
Vssq GroundforI/OPin
NC No Connection
6 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
PIN CONFIGURATION
PACKAGECODE:
B90BALLTF-BGA(TopView)(8.00mmx13.00mmBody,0.8mmBallPitch)
1 2 3 4 5 6 7 8 9
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
DQ26
DQ28
VSSQ
VSSQ
VDDQ
VSS
A4
A7
CLK
DQM1
VDDQ
VSSQ
VSSQ
DQ11
DQ13
DQ24
VDDQ
DQ27
DQ29
DQ31
DQM3
A5
A8
CKE
NC
DQ8
DQ10
DQ12
VDDQ
DQ15
VSS
VSSQ
DQ25
DQ30
NC
A3
A6
A12
A9
NC
VSS
DQ9
DQ14
VSSQ
VSS
VDD
VDDQ
DQ22
DQ17
NC
A2
A10
NC
BA0
CAS
VDD
DQ6
DQ1
VDDQ
VDD
DQ23
VSSQ
DQ20
DQ18
DQ16
DQM2
A0
BA1
CS
WE
DQ7
DQ5
DQ3
VSSQ
DQ0
DQ21
DQ19
VDDQ
VDDQ
VSSQ
VDD
A1
A11
RAS
DQM0
VSSQ
VDDQ
VDDQ
DQ4
DQ2
PIN DESCRIPTIONS
A0-A12 Row Address Input
A0-A8 Column Address Input
BA0, BA1 Bank Select Address
DQ0toDQ31 DataI/O
CLK SystemClockInput
CKE ClockEnable
CS Chip Select
RAS Row Address Strobe Command
CAS Column Address Strobe Command
WE Write Enable
DQM0-DQM3 x32Input/OutputMask
Vdd Power
Vss Ground
Vddq PowerSupplyforI/OPin
Vssq GroundforI/OPin
NC No Connection
Integrated Silicon Solution, Inc. — www.issi.com 7
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
PIN FUNCTIONS
Symbol Type Function (In Detail)
A0-A12
Input Pin
AddressInputs:A0-A12aresampledduringtheACTIVEcommand(row-address
A0-A12)andREAD/WRITEcommand(columnaddressA0-A9,A11(x8);A0-A9
(x16); A0-A8 (x32); with A10 defining auto precharge) to select one location out of
thememoryarrayintherespectivebank.A10issampledduringaPRECHARGE
commandtodetermineifallbanksaretobeprecharged(A10HIGH)orbank
selectedbyBA0,BA1(LOW).Theaddressinputsalsoprovidetheop-codeduringa
LOADMODEREGISTERcommand.
BA0, BA1
Input Pin
BankSelectAddress:BA0andBA1deneswhichbanktheACTIVE,READ,WRITE
orPRECHARGEcommandisbeingapplied.
CAS
Input Pin
CAS, in conjunction with the RAS and WE, forms the device command. See the
"CommandTruthTable"fordetailsondevicecommands.
CKE
Input Pin
TheCKEinputdetermineswhethertheCLKinputisenabled.Thenextrisingedge
oftheCLKsignalwillbevalidwhenisCKEHIGHandinvalidwhenLOW.WhenCKE
isLOW,thedevicewillbeineitherpower-downmode,clocksuspendmode,orself
refresh mode.
CKEisan
asynchronous i
nput.
CLK
Input Pin
CLKisthemasterclockinputforthisdevice.ExceptforCKE,allinputstothisdevice
are acquired in synchronization with the rising edge of this pin.
CS
Input Pin
TheCS input determines whether command input is enabled within the device.
Command input is enabled when CSisLOW,anddisabledwithCSisHIGH.The
device remains in the previous state when CSisHIGH.
DQM: x8
Input Pin
DQxpinscontrolthebytesoftheI/Obuffers.Forexamplewithx16,inreadmode,
DQML,DQMH:x16 DQMLandDQMHcontroltheoutputbuffer.WhenDQMLorDQMHisLOW,the
DQM0-DQM3:x32 correspondingbufferbyteisenabled,andwhenHIGH,disabled.Theoutputsgoto
theHIGHimpedancestatewhenDQML/DQMHisHIGH.Thisfunctioncorresponds
to OEinconventionalDRAMs.Inwritemode,DQMLandDQMHcontroltheinput
buffer.WhenDQMLorDQMHisLOW,thecorrespondingbufferbyteisenabled,
anddatacanbewrittentothedevice.WhenDQMLorDQMHisHIGH,inputdatais
masked and cannot be written to the device.
DQ0-DQ7:x8 Input/Output DataontheDataBusislatchedonDQpinsduringWritecommands,andbufferedfor
DQ0-DQ15: x16 output after Read commands.
DQ0-DQ31: x32
RAS
Input Pin
RAS, in conjunction with CAS and WE, forms the device command. See the "Com-
mandTruthTable"itemfordetailsondevicecommands.
WE
Input Pin
WE, in conjunction with RAS and CAS, forms the device command. See the "Com-
mandTruthTable"itemfordetailsondevicecommands.
Vddq
Power Supply Pin
Vddq is the output buffer power supply.
Vdd
Power Supply Pin
Vdd is the device internal power supply.
Vssq
Power Supply Pin
Vssq is the output buffer ground.
Vss
Power Supply Pin
Vss is the device internal ground.
8 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
GENERAL DESCRIPTION
READ
The READ command selects the bank from BA0, BA1
inputs and starts a burst read access to an active row.
InputsA0-An(Forcolumnaddresses,n=A8forx32,n=A9
forx16,n=A11forx8),providesthestartingcolumnloca-
tion.WhenA10isHIGH,thiscommandfunctionsasan
AUTOPRECHARGEcommand.Whentheautoprecharge
is selected, the row being accessed will be precharged at
theendoftheREADburst.Therowwillremainopenfor
subsequentaccesseswhenAUTOPRECHARGEisnot
selected. DQ’s read data is subject to the logic level on
the DQM inputs two clocks earlier. When a given DQM
signalwasregisteredHIGH,thecorrespondingDQ’swill
be High-Z two clocks later. DQ’s will provide valid data
whentheDQMsignalwasregisteredLOW.
WRITE
A burst write access to an active row is initiated with the
WRITEcommand.BA0,BA1inputsselectsthebank,and
the starting column location is provided by inputs A0-An
(Forcolumnaddresses,n=A8forx32,n=A9forx16,n=A11
forx8).AUTO-PRECHARGEisdeterminedbyA10.
Therowbeingaccessedwillbeprechargedattheendof
theWRITE burst,if AUTOPRECHARGEisselected.If
AUTOPRECHARGEisnotselected,therowwillremain
open for subsequent accesses.
A memory array is written with corresponding input data
on DQ’s and DQM input logic level appearing at the same
time. Data will be written to memory when DQM signal is
LOW.WhenDQMisHIGH,thecorrespondingdatainputs
willbeignored,andaWRITEwillnotbeexecutedtothat
byte/column location.
PRECHARGE
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all banks.
BA0, BA1 can be used to select which bank is precharged
or they are treated as “Don’t Care”. A10 determined
whether one or all banks are precharged. After execut-
ing this command, the next command for the selected
bank(s) is executed after passage of the period tRP
, which
istheperiodrequiredforbankprecharging.Onceabank
has been precharged, it is in the idle state and must be
activatedpriortoanyREADorWRITEcommandsbeing
issued to that bank.
AUTO PRECHARGE
TheAUTOPRECHARGEfunctionensuresthatthepre-
charge is initiated at the earliest valid stage within a burst.
Thisfunctionallowsforindividual-bankprechargewithout
requiringanexplicitcommand.A10toenabletheAUTO
PRECHARGEfunctioninconjunctionwithaspecicREAD
orWRITEcommand.ForeachindividualREADorWRITE
command, auto precharge is either enabled or disabled.
AUTOPRECHARGEdoesnotapplyexceptinfull-page
burst mode. Upon completion of the READ or WRITE
burst, a precharge of the bank/row that is addressed is
automatically performed.
AUTO REFRESH COMMAND
ThiscommandexecutestheAUTOREFRESHoperation.
Therow addressandbank tobe refreshedareautomati-
callygeneratedduringthisoperation. Thestipulatedperiod
(trc) is required for a single refresh operation, and no
othercommandscanbeexecutedduringthisperiod. This
commandisexecutedatleast8192timesforeveryTref
period.DuringanAUTOREFRESHcommand,address
bitsare“Don’tCare”.ThiscommandcorrespondstoCBR
Auto-refresh.
BURST TERMINATE
The BURSTTERMINATE command forcibly terminates
the burst read and write operations by truncating either
fixed-length or full-page bursts and the most recently
registeredREADorWRITEcommandpriortotheBURST
TERMINATE.
COMMAND INHIBIT
COMMANDINHIBITpreventsnewcommandsfrombeing
executed.Operationsinprogressarenotaffected,apart
fromwhethertheCLKsignalisenabled
NO OPERATION
When CSislow,theNOPcommandpreventsunwanted
commands from being registered during idle or wait
states.
LOAD MODE REGISTER
DuringtheLOADMODEREGISTERcommandthemode
registerisloadedfromA0-A12.Thiscommandcanonly
be issued when all banks are idle.
ACTIVE COMMAND
When the ACTIVE COMMAND is activated, BA0, BA1
inputs selects a bank to be accessed, and the address
inputsonA0-A12selectstherow.UntilaPRECHARGE
command is issued to the bank, the row remains open
for accesses.
Integrated Silicon Solution, Inc. — www.issi.com 9
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CKE
Function n-1 n DQMH DQML
Datawrite/outputenable H × L L
Data mask / output disable H × H H
Upperbytewriteenable/outputenable H × L ×
Lowerbytewriteenable/outputenable H × × L
Upperbytewriteinhibit/outputdisable H × H ×
Lowerbytewriteinhibit/outputdisable H × × H
CKE A12, A11
Function n – 1 n CS RAS CAS WE BA1 BA0 A10 A9 - A0
Devicedeselect(DESL) H × H × × × × × × ×
Nooperation(NOP) H × L H H H × × × ×
Burststop(BST) H × L H H L × × × ×
Read H × L H L H V V L V
Readwithautoprecharge H × L H L H V V H V
Write  H × L H L L V V L V
Writewithautoprecharge H × L H L L V V H V
Bankactivate(ACT) H × L L H H V V V V
Prechargeselectbank(PRE) H × L L H L V V L ×
Prechargeallbanks(PALL) H × L L H L × × H ×
CBRAuto-Refresh(REF) H H L L L H × × × ×
Self-Refresh(SELF) H L L L L H × × × ×
Moderegisterset(MRS) H × L L L L L L L V
COMMAND TRUTH TABLE
DQM TRUTH TABLE
Note:H=Vih,L=Vilx=VihorVil,V=ValidData.
Note:
1.H=Vih,L=Vilx=VihorVil,V=ValidData.
2. x16 options shown. x32 DQM0-DQM3 is similar in function.
10 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CKE
CurrentState/Function n–1 n CS RAS CAS WE Address
ActivatingClocksuspendmodeentry H L × × × × ×
AnyClocksuspendmode L L × × × × ×
Clocksuspendmodeexit L H × × × × ×
AutorefreshcommandIdle(REF) H H L L L H ×
SelfrefreshentryIdle(SELF) H L L L L H ×
PowerdownentryIdle H L × × × × ×
Selfrefreshexit L H L H H H ×
L H H × × × ×
Powerdownexit L H × × × × ×
Note:H=Vih,L=Vilx=VihorVil,V=ValidData.
CKE TRUTH TABLE
Integrated Silicon Solution, Inc. — www.issi.com 11
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
Current State CS RAS CAS WE Address Command Action
Idle H X X X X DESL NoporPowerDown(2)
L H H H X NOP NoporPowerDown(2)
L H H L X BST NoporPowerDown
L H L H BA,CA,A10 READ/READA ILLEGAL(3)
L H L L A,CA,A10 WRIT/WRITA ILLEGAL(3)
L L H H BA,RA ACT Rowactivating
L L H L BA,A10 PRE/PALL Nop
L L L H X REF/SELF AutorefreshorSelf-refresh(4)
L L L L OC,BA1=L MRS Moderegisterset
RowActive H X X X X DESL Nop
 L H H H X NOP Nop
 L H H L X BST Nop
L H L H BA,CA,A10 READ/READA Beginread(5)
L H L L BA,CA,A10 WRIT/WRITA Beginwrite(5)
L L H H BA,RA ACT ILLEGAL(3)
L L H L BA,A10 PRE/PALL Precharge
Precharge all banks(6)
L L L H X REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Read H X X X X DESL Continuebursttoendto
Row active
L H H H X NOP ContinuebursttoendRow
Row active
L H H L X BST Burststop,Rowactive
L H L H BA,CA,A10 READ/READA Terminateburst,
begin new read (7)
L H L L BA,CA,A10 WRIT/WRITA Terminateburst,
begin write
(7,8)
L L H H BA,RA ACT ILLEGAL(3)
L L H L BA,A10 PRE/PALL Terminateburst
Precharging
L L L H X REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Write H X X X X DESL Continuebursttoend
Write recovering
L H H H X NOP Continuebursttoend
Write recovering
L H H L X BST Burststop,Rowactive
L H L H BA,CA,A10 READ/READA Terminateburst,startread:
Determine AP
(7,8)
L H L L BA,CA,A10 WRIT/WRITA Terminateburst,newwrite:
Determine AP
(7)
L L H H BA,RA RAACT ILLEGAL(3)
L L H L BA,A10 PRE/PALL TerminateburstPrecharging(9)
L L L H X REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
FUNCTIONAL TRUTH TABLE
Note:H=Vih,L=Vilx=VihorVil,V=ValidData,BA=BankAddress,CA+ColumnAddress,RA=RowAddress,OC=Op-Code
12 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
Current State CS RAS CAS WE Address Command Action
Readwithauto H × × × × DESL Continuebursttoend,Precharge
Precharging
L H H H x NOP Continuebursttoend,Precharge
L H H L × BST ILLEGAL
L H L H BA,CA,A10 READ/READA ILLEGAL(11)
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL(11)
L L H H BA,RA ACT ILLEGAL(3)
L L H L BA,A10 PRE/PALL ILLEGAL(11)
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Write with Auto H × × × × DESL Continuebursttoend,Write
Precharge recovering with auto precharge
L H H H × NOP Continuebursttoend,Write
recovering with auto precharge
L H H L × BST ILLEGAL
L H L H BA,CA,A10 READ/READA ILLEGAL(11)
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL(11)
L L H H BA,RA ACT ILLEGAL(3,11)
L L H L BA,A10 PRE/PALL ILLEGAL(3,11)
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Precharging H × × × × DESL Nop,EnteridleaftertRP
L H H H × NOP Nop,EnteridleaftertRP
L H H L × BST Nop, Enter idle after tRP
L H L H BA,CA,A10 READ/READA ILLEGAL(3)
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL(3)
L L H H BA,RA ACT ILLEGAL(3)
L L H L BA, A10 PRE/PALL NopEnteridleaftertRP
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Row Activating H × × × × DESL Nop,EnterbankactiveaftertRCD
L H H H × NOP Nop,EnterbankactiveaftertRCD
L H H L × BST Nop,EnterbankactiveaftertRCD
L H L H BA,CA,A10 READ/READA ILLEGAL(3)
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL(3)
L L H H BA,RA ACT ILLEGAL(3,9)
L L H L BA,A10 PRE/PALL ILLEGAL(3)
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
FUNCTIONAL TRUTH TABLE Continued:
Note:H=Vih,L=Vilx=VihorVil,V=ValidData,BA=BankAddress,CA+ColumnAddress,RA=RowAddress,OC=Op-Code
Integrated Silicon Solution, Inc. — www.issi.com 13
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
Current State CS RAS CAS WE Address Command Action
Write Recovering H × × × × DESL Nop,EnterrowactiveaftertDPL
L H H H × NOP Nop,EnterrowactiveaftertDPL
L H H L × BST Nop,EnterrowactiveaftertDPL
L H L H BA,CA,A10 READ/READA Beginread (8)
L H L L BA,CA,A10 WRIT/WRITA Beginnewwrite
L L H H BA, RA ACT ILLEGAL(3)
L L H L BA, A10 PRE/PALL ILLEGAL(3)
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
WriteRecovering H × × × × DESL Nop,EnterprechargeaftertDPL
withAuto L H H H × NOP Nop,EnterprechargeaftertDPL
Precharge L H H L × BST Nop,EnterrowactiveaftertDPL
L H L H BA,CA,A10 READ/READA ILLEGAL(3,8,11)
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL(3,11)
L L H H BA,RA ACT ILLEGAL(3,11)
L L H L BA,A10 PRE/PALL ILLEGAL(3,11)
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
Refresh H × × × × DESL Nop,EnteridleaftertRC
L H H × × NOP/BST Nop,EnteridleaftertRC
L H L H BA,CA,A10 READ/READA ILLEGAL
L H L L BA,CA,A10 WRIT/WRITA ILLEGAL
L L H H BA,RA ACT ILLEGAL
L L H L BA,A10 PRE/PALL ILLEGAL
L L L H × REF/SELF ILLEGAL
L L L L OC,BA MRS ILLEGAL
ModeRegister H × × × × DESL Nop,Enteridleafter2clocks
Accessing L H H H × NOP Nop,Enteridleafter2clocks
L H H L × BST ILLEGAL
L H L × BA,CA,A10 READ/WRITE ILLEGAL
L L × × BA,RA ACT/PRE/PALL ILLEGAL
REF/MRS
FUNCTIONAL TRUTH TABLE Continued:
Note:H=Vih,L=Vilx=VihorVil,V=ValidData,BA=BankAddress,CA+ColumnAddress,RA=RowAddress,OC=Op-Code
Notes:
1.AllentriesassumethatCKEisactive(CKEn-1=CKEn=H).
2.Ifbothbanksareidle,andCKEisinactive(Low),thedevicewillenterPowerDownmode.AllinputbuffersexceptCKEwillbe
disabled.
3.Illegaltobankinspeciedstates;FunctionmaybelegalinthebankindicatedbyBankAddress(BA),dependingonthestateof
that bank.
4.Ifbothbanksareidle,andCKEisinactive(Low),thedevicewillenterSelf-Refreshmode.AllinputbuffersexceptCKEwillbe
disabled.
5. Illegal if tRCD is not satisfied.
6. Illegal if tRAS is not satisfied.
7. Must satisfy burst interrupt condition.
8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
9.Mustmaskprecedingdatawhichdon’tsatisfytDPL.
10. Illegal if tRRD is not satisfied.
11. Illegal for single bank, but legal for other banks.
14 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CKE RELATED COMMAND TRUTH TABLE(1)
CKE
Current State Operation n-1 n CS RAS CAS WE Address
Self-Refresh(S.R.) INVALID,CLK(n-1)wouldexitS.R. H X X X X X X
Self-Refresh Recovery(2) L H H X X X X
Self-Refresh Recovery(2) L H L H H X X
Illegal L H L H L X X
Illegal L H L L X X X
MaintainS.R. L L X X X X X
Self-Refresh Recovery Idle After trc H H H X X X X
Idle After trc H H L H H X X
Illegal H H L H L X X
Illegal H H L L X X X
Begin clock suspend next cycle(5) H L H X X X X
Begin clock suspend next cycle(5) H L L H H X X
Illegal H L L H L X X
Illegal H L L L X X X
Exit clock suspend next cycle(2) L H X X X X X
Maintainclocksuspend L L X X X X X
Power-Down(P.D.) INVALID,CLK(n-1)wouldexitP.D. H X X X X X —
EXITP.D.-->Idle(2) L H X X X X X
Maintainpowerdownmode L L X X X X X
AllBanksIdle RefertooperationsinOperativeCommandTable H H H X X X —
RefertooperationsinOperativeCommandTable H H L H X X —
RefertooperationsinOperativeCommandTable H H L L H X —
Auto-Refresh H H L L L H X
RefertooperationsinOperativeCommandTable H H L L L L Op-Code
RefertooperationsinOperativeCommandTable H L H X X X —
RefertooperationsinOperativeCommandTable H L L H X X —
RefertooperationsinOperativeCommandTable H L L L H X —
Self-Refresh(3) H L L L L H X
RefertooperationsinOperativeCommandTable H L L L L L Op-Code
Power-Down(3) L X X X X X X
Anystate RefertooperationsinOperativeCommandTable H H X X X X X
other than Begin clock suspend next cycle(4) H L X X X X X
listedabove Exitclocksuspendnextcycle L H X X X X X
Maintainclocksuspend L L X X X X X
Notes:
1.H:Highlevel,L:lowlevel,X:Highorlowlevel(Don’tcare).
2.CKELowtoHightransitionwillre-enableCLKandotherinputsasynchronously.Aminimumsetup
timemustbesatisedbeforeanycommandotherthanEXIT.
3. Power down and Self refresh can be entered only from the both banks idle state.
4.MustbelegalcommandasdenedinOperativeCommandTable.
5. Illegal if txsr is not satisfied.
Integrated Silicon Solution, Inc. — www.issi.com 15
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
Mode
Register
Set
IDLE
Self
Refresh
CBR (Auto)
Refresh
Row
Active
Active
Power
Down
Power
Down
WRITE
WRITE
SUSPEND READ READ
SUSPEND
WRITEA
SUSPEND WRITEA READA READA
SUSPEND
POWER
ON Precharge
Automatic sequence
Manual Input
SELF
SELF exit
REF
MRS
ACT
CKE
CKE
CKE
CKE
BST
Read
Write
Write
Precharge
RRE (Precharge termination)
PRE (Precharge termination)
Write with
Auto Precharge
Read with
Auto Precharge
Read
Write
BST
CKE
CKECKE
CKE
CKE
CKE
CKE
CKE
Read
STATE DIAGRAM
16 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Parameters Rating Unit
Vdd max MaximumSupplyVoltage –0.5to+4.6 V
Vddq max MaximumSupplyVoltageforOutputBuffer –0.5to+4.6 V
Vin InputVoltage –0.5toVdd+0.5 V
Vout OutputVoltage –1.0toVddq+0.5 V
Pd max Allowable Power Dissipation 1 W
Ics output Shorted Current 50 mA
Topr operatingTemperature Com. 0 to +70 °C
Ind. -40 to +85
A1 -40 to +85
A2 -40 to +105
Tstg StorageTemperature –65to+150 °C
Notes:
1. StressgreaterthanthoselistedunderABSOLUTEMAXIMUMRATINGSmaycausepermanentdamageto
thedevice.Thisisastressratingonlyandfunctionaloperationofthedeviceattheseoranyotherconditions
above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. AllvoltagesarereferencedtoVss.
DC RECOMMENDED OPERATING CONDITIONS
IS42/45SxxxxxD - 3.3V Operation
Symbol Parameters Min. Typ. Max. Unit
Vdd SupplyVoltage 3.0 3.3 3.6 V
Vddq I/OSupplyVoltage 3.0 3.3 3.6 V
Vih(1) InputHighVoltage 2.0 – Vddq+0.3 V
Vil(2) InputLowVoltage -0.3 – 0.8 V
Iil InputLeakageCurrent(0V≤ Vin ≤Vdd) -5 – +5 µA
Iol OutputLeakageCurrent(Outputdisabled,0V≤ Vout ≤ Vdd) -5 – +5 µA
Voh OutputHighVoltageCurrent(Ioh=-2mA) 2.4 – – V
Vol OutputLowVoltageCurrent(Iol=2mA) – – 0.4 V
Notes:
1. Vih (overshoot): Vih (max) = Vddq +1.2V (pulse width < 3ns).
2. Vil (undershoot): Vih (min) = -1.2V (pulse width < 3ns).
3. All voltages are referenced to Vss.
IS42/45RxxxxxD - 2.5V Operation
Symbol Parameters Min. Typ. Max. Unit
Vdd SupplyVoltage 2.3 2.5 2.7 V
Vddq I/OSupplyVoltage 2.3 2.5 2.7 V
Vih(1) InputHighVoltage 2.0 - Vddq+0.3 V
Vil(2) InputLowVoltage -0.3 - 0.55 V
Iil InputLeakageCurrent(0V≤ Vin ≤Vdd) -5 – +5 µA
Iol OutputLeakageCurrent(Outputdisabled,0V≤ Vout ≤ Vdd) -5 – +5 µA
Voh OutputHighVoltageCurrent(Ioh=-2mA) Vddq-0.2 – - V
Vol OutputLowVoltageCurrent(Iol=2mA) - – 0.2 V
Integrated Silicon Solution, Inc. — www.issi.com 17
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CAPACITANCE CHARACTERISTICS(1) (AtTa=0to+25°C,Vdd=Vddq =3.3±0.3V,f=1MHz)
Symbol Parameter Min. Max. Unit
Cin1 InputCapacitance:CLK 2.5 3.5 pF
Cin2 InputCapacitance:Allotherinputpins 2.5 3.8 pF
Ci/o DataInput/OutputCapacitance:DQS 4.0 6.0 pF
Note:1. Theparameterischaracterized.
Package Substrate Theta-ja
(Airow = 0m/s)
Theta-ja
(Airow = 1m/s)
Theta-ja
(Airow = 2m/s)
Theta-jc Units
Alloy42 TSOP2(54) 4-layer 53.3 45.2 42.0 7.8 C/W
Copper TSOP2(54) 4-layer 42.3 37.1 34.5 7.5 C/W
BGA(54) 4-layer 36.7 30.5 28.9 4.2 C/W
BGA(90) 4-layer 36.1 30.7 27.7 3.0 C/W
THERMAL RESISTANCE
DC ELECTRICAL CHARACTERISTICS (x8, x16)
(RecommendedOperationConditionsunlessotherwisenoted.)
Symbol Parameter Test Condition -5 -6 -7 Unit
idd1
(1)
OperatingCurrent Onebankactive,CL=3,BL=1, 170 150 140 mA
tclk=tclk (min), trc=trc (min)
idd2p PrechargeStandbyCurrent CKE≤ Vil (max), tck=15ns 8 8 8 mA
(In Power-Down Mode)
idd2ps PrechargeStandbyCurrent CKE≤ Vil (max),CLK≤ Vil (max) 8 8 8 mA
(In Power-Down Mode)
idd2n
(2)
Precharge Standby Current CS ≥ Vcc-0.2V,CKE≥ Vih (min) 35 35 35 mA
(In Non Power-Down Mode) tck=15ns
Idd2ns Precharge Standby Current CS ≥ Vcc-0.2V,CKE≥ Vih (min) or 30 30 30 mA
(In Non Power-Down Mode) CKE≤ Vil (max), All inputs stable
Idd3p ActiveStandbyCurrent CKE≤ Vil (max), tck=15ns 15 15 15 mA
(Power-Down Mode)
Idd3ps ActiveStandbyCurrent CKE≤ Vil (max),CLK≤ Vil (max) 15 15 15 mA
(Power-Down Mode)
idd3n
(2)
Active Standby Current CS ≥ Vcc-0.2V,CKE≥ Vih (min) 40 40 40 mA
(In Non Power-Down Mode) tck=15ns
Idd3ns Active Standby Current CS ≥ Vcc-0.2V,CKE≥ Vih (min) or 30 30 30 mA
(In Non Power-Down Mode) CKE≤ Vil (max), All inputs stable
idd4 OperatingCurrent Allbanksactive,BL=4,CL=3, 200 180 160 mA
tck=tck (min)
idd5 Auto-Refresh Current trc=trc (min), tclk=tclk (min) 250 230 210 mA
idd6 Self-RefreshCurrent CKE≤ 0.2V 12 12 12 mA
Notes:
1. Idd (max) is specified at the output open condition.
2. Input signals are changed one time during 30ns.
3.AllvaluesapplicableforoperationwithT
a ≤ 85°C.
4.ForA2temperaturegradewithT
a > 85°C: IDD2P and IDD2PS are derated to 50% above the values; IDD3P and IDD3PS are
derated to 30% above the values.
18 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DC ELECTRICAL CHARACTERISTICS (x32)
(RecommendedOperationConditionsunlessotherwisenoted.)
Symbol Parameter Test Condition -5 -6 -7 Unit
idd1
(1)
OperatingCurrent Onebankactive,CL=3,BL=1, 190 180 170 mA
tclk=tclk (min), trc=trc (min)
idd2p PrechargeStandbyCurrent CKE≤ Vil (max), tck=15ns 4 4 4 mA
(In Power-Down Mode)
idd2ps PrechargeStandbyCurrent CKE≤ Vil (max),CLK≤ Vil (max) 4 4 4 mA
(In Power-Down Mode)
idd2n
(2)
Precharge Standby Current CS ≥ Vdd-0.2V,CKE≥ Vih (min) 45 45 45 mA
(In Non Power-Down Mode) tck=15ns
Idd2ns Precharge Standby Current CS ≥ Vdd-0.2V,CKE≥ Vih (min) or 20 20 20 mA
(In Non Power-Down Mode) CKE≤ Vil (max), All inputs stable
Idd3p ActiveStandbyCurrent CKE≤ Vil (max), tck=15ns 15 15 15 mA
(Power-Down Mode)
Idd3ps ActiveStandbyCurrent CKE≤ Vil (max),CLK≤ Vil (max) 15 15 15 mA
(Power-Down Mode)
idd3n
(2)
Active Standby Current CS ≥ Vdd-0.2V,CKE≥ Vih (min) 65 65 65 mA
(In Non Power-Down Mode) tck=15ns
Idd3ns Active Standby Current CS ≥ Vdd-0.2V,CKE≥ Vih (min) or 45 45 45 mA
(In Non Power-Down Mode) CKE≤ Vil (max), All inputs stable
idd4 OperatingCurrent Allbanksactive,BL=4,CL=3, 285 245 230 mA
tck=tck (min)
idd5 Auto-Refresh Current trc=trc (min), tclk=tclk (min) 270 260 250 mA
idd6 Self-RefreshCurrent CKE≤ 0.2V 6 6 6 mA
Notes:
1. Idd (max) is specified at the output open condition.
2. Input signals are changed one time during 30ns.
3.AllvaluesapplicableforoperationwithT
a ≤ 85°C.
4.ForA2temperaturegradewithT
a > 85°C: IDD1 is derated to 10% above the values.
Integrated Silicon Solution, Inc. — www.issi.com 19
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
AC ELECTRICAL CHARACTERISTICS (1,2,3)
-5 -6 -7
Symbol Parameter Min. Max. Min. Max. Min. Max. Units
tck3 ClockCycleTime CASLatency=3 5 — 6 — 7 — ns
tck2 CASLatency=2 10 — 10 — 7.5 — ns
tac3 AccessTimeFromCLK CASLatency=3 — 5.0 — 5.4 — 5.4 ns
tac2 CASLatency=2 — 6 — 6 — 5.4 ns
tch CLKHIGHLevelWidth 2 — 2.5 — 2.5 — ns
tcl CLKLOWLevelWidth 2 — 2.5 — 2.5 — ns
toh3 OutputDataHoldTime CASLatency=3 2.5 — 2.7 — 2.7 — ns
toh2 CAS Latency=2 2.5 — 2.7 — 2.7 — ns
tlz OutputLOWImpedanceTime 0 — 0 — 0 — ns
thz3 OutputHIGHImpedanceTime — 5 — 5.4 — 5.4 ns
thz2 — 6 — 6 — 5.4 ns
tds InputDataSetupTime
(2)
1.8 — 1.5 — 1.5 — ns
tdh InputDataHoldTime
(2)
0.8 — 0.8 — 0.8 — ns
tas AddressSetupTime
(2)
1.5 — 1.5 — 1.5 — ns
tah AddressHoldTime
(2)
0.8 — 0.8 — 0.8 — ns
tcks CKESetupTime
(2)
1.5 — 1.5 — 1.5 — ns
tckh CKEHoldTime
(2)
0.8 — 0.8 — 0.8 — ns
tcms CommandSetupTime(CS, RAS, CAS, WE, DQM)
(2)
1.5 — 1.5 — 1.5 — ns
tcmh CommandHoldTime(CS, RAS, CAS, WE, DQM)
(2)
0.8 — 0.8 — 0.8 — ns
trc CommandPeriod(REFtoREF/ACTtoACT) 55 — 60 — 60 — ns
tras CommandPeriod(ACTtoPRE) 38 100K 42
100K
37
100K
ns
trp CommandPeriod(PREtoACT) 15 — 18 — 15 — ns
trcd ActiveCommandToRead/WriteCommandDelayTime 15 — 18 — 15 — ns
trrd CommandPeriod(ACT[0]toACT[1]) 10 — 12 — 14 — ns
tdpl InputDataToPrecharge 10 — 12 — 14 — ns
Command Delay time
tdal InputDataToActive/Refresh 25 —
30
—
29
—
ns
Command Delay time (During Auto-Precharge)
tmrd ModeRegisterProgramTime 10 — 12 — 14 — ns
tdde PowerDownExitSetupTime 5 — 6 — 7 — ns
txsr Self-RefreshExitTime 60 — 70 — 67 — ns
tt TransitionTime 0.3 1.2 0.3 1.2 0.3 1.2 ns
tref RefreshCycleTime(8192) Ta ≤ 70oCCom,Ind,A1,A2 — 64 — 64 — 64 ms
 Ta ≤ 85oCInd,A1,A2 — 64 — 64 — 64 ms
 Ta > 85oCA2 — — — — — 16 ms
Notes:
1. Thepower-onsequencemustbeexecutedbeforestartingmemoryoperation.
2. measured with tt =1ns.Ifclockrisingtimeislongerthan1ns,(tt /2 - 0.5) ns should be added to the parameter.
3.
Thereferencelevelis1.4Vwhenmeasuringinputsignaltiming.RiseandfalltimesaremeasuredbetweenVih(min.)andVil
(max).
20 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
OPERATING FREQUENCY / LATENCY RELATIONSHIPS
SYMBOL PARAMETER -5 -6 -7 -7 UNITS
— ClockCycleTime 5 6 7 7.5 ns
— OperatingFrequency 200 167 143 133 MHz
tcac CASLatency 3 3 3 2 cycle
trcd ActiveCommandToRead/WriteCommandDelayTime 3 3 3 2 cycle
trac RASLatency(trcd + tcac) CASLatency=3 6 6 6 — cycle
CASLatency=2 — — — 4
trc CommandPeriod(REFtoREF/ACTtoACT) 10 10 9 8 cycle
tras CommandPeriod(ACTtoPRE) 7 7 6 5 cycle
trp CommandPeriod(PREtoACT) 3 3 3 2 cycle
trrd CommandPeriod(ACT[0]toACT[1]) 2 2 2 2 cycle
tccd ColumnCommandDelayTime 1 1 1 1 cycle
(READ,READA,WRIT,WRITA)
tdpl InputDataToPrechargeCommandDelayTime 2 2 2 2 cycle
tdal InputDataToActive/RefreshCommandDelayTime 5 5 5 4 cycle
(During Auto-Precharge)
trbd BurstStopCommandToOutputinHIGH-ZDelayTime CASLatency=3 3 3 3 — cycle
(Read) CASLatency=2 — — — 2
twbd BurstStopCommandToInputinInvalidDelayTime 0 0 0 0 cycle
(Write)
trql PrechargeCommandToOutputinHIGH-ZDelayTime CASLatency=3 3 3 3 — cycle
(Read) CASLatency=2 — — — 2
twdl PrechargeCommandToInputinInvalidDelayTime 0 0 0 0 cycle
(Write)
tpql
LastOutputToAuto-PrechargeStartTime(Read)
CASLatency=3 -2 -2 –2 — cycle
CASLatency=2 — — — -1
tqmd DQMToOutputDelayTime(Read) 2 2 2 2 cycle
tdmd DQMToInputDelayTime(Write) 0 0 0 0 cycle
tmrd ModeRegisterSetToCommandDelayTime 2 2 2 2 cycle
Integrated Silicon Solution, Inc. — www.issi.com 21
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
AC TEST CONDITIONS: 3.3V
Input Load Output Load
Output
Z
= 50Ω
50 pF
1.4V
50Ω
3.0V
1.4V
0V
CLK
INPUT
OUTPUT
tCH
tCMH
tAC
tOH
tCMS
tCK
tCL
3.0V
1.4V
1.4V 1.4V
0V
AC TEST CONDITIONS
IS42/45Sxxxxx IS42/45Rxxxxx
Parameter Rating Rating
ACInputLevels 0Vto3.0V 0Vto2.5V
InputRiseandFallTimes 1ns 1ns
InputTimingReferenceLevel 1.4V 1.25V
OutputTimingMeasurementReferenceLevel 1.4V 1.25V
AC TEST CONDITIONS: 2.5V
Output Load
Input Load
t
OH
t
AC
1.25V 1.25V
t
CMH
t
CMS
t
CK
t
CH
t
CL
2.5V
1.25V
0.0V
2.5V
1.25V
0.0V
CLK
INPUT
OUTPUT
Output
Z
= 50Ω
50 pF
1.25V
50Ω
22 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
FUNCTIONAL DESCRIPTION
The512MbSDRAMsarequad-bankDRAMswhichoper-
ateat3.3Vor2.5Vandincludeasynchronousinterface
(all signals are registered on the positive edge of the clock
signal,CLK).
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an AC-
TIVEcommandwhichisthenfollowedbyaREADorWRITE
command.Theaddressbitsregisteredcoincidentwiththe
ACTIVEcommandareusedtoselectthebankandrowto
be accessed
(BA0 and BA1 select the bank, A0-A12 select the
row)
.Theaddressbits
A0-An;
registered coincident with the
READorWRITEcommandareusedtoselectthestarting
column location for the burst access.
Prior to normal operation, the SDRAM must be initial-
ized.Thefollowingsectionsprovidedetailedinformation
covering device initialization, register definition, command
descriptions and device operation.
Initialization
SDRAMs must be powered up and initialized in a
predefined manner.
The512MbSDRAMisinitializedafterthepowerisapplied
toVddandVddq (simultaneously) and the clock is stable
withDQMHighandCKEHigh.
A 100µs delay is required prior to issuing any command
other than a
COMMANDINHIBIT
or a
NOP
.TheCOMMAND
INHIBITorNOPmaybeappliedduringthe100usperiodand
should continue at least through the end of the period.
WithatleastoneCOMMANDINHIBITorNOPcommand
havingbeenapplied,aPRECHARGEcommandshould
be applied once the 100µs delay has been satisfied. All
banksmustbeprecharged.Thiswillleaveallbanksinan
idle state after which at least two
AUTOREFRESH
cycles
must be performed. After the
AUTOREFRESH
cycles are
complete, the SDRAM is then ready for mode register
programming.
The mode register should be loaded prior to applying
any operational command because it will power up in an
unknown state.
Integrated Silicon Solution, Inc. — www.issi.com 23
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
INITIALIZE AND LOAD MODE REGISTER(1)
Notes:
1. If CSisHighatclockHightime,allcommandsappliedareNOP.
2.TheModeregistermaybeloadedpriortotheAuto-Refreshcyclesifdesired.
3. JEDEC and PC100 specify three clocks.
4.OutputsareguaranteedHigh-Zafterthecommandisissued.
24 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
AUTO-REFRESH CYCLE
Notes:
1. CASlatency=2,3
t
RP
t
RC
t
RC
DON'T CARE
CLK
CKE
COMMAND
DQM/
DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
AS
t
AH
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
T0 T1 T2 Tn+1 To +1
ALL BANKS
SINGLE BANK
BANK(s)
ROW
ROW
BANK
High-Z
PRECHARGE
NOP NOP NOP ACTIVE
Auto
Refresh
Auto
Refresh
Integrated Silicon Solution, Inc. — www.issi.com 25
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
SELF-REFRESH CYCLE
CLK
CKE
COMMAND
DQM/
DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
AS
t
AH
BANK
t
CL
t
CH
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
ALL BANKS
SINGLE BANK
t
CKS
Precharge all
active banks
CLK stable prior to exiting
self refresh mode
Enter self
refresh
mode
Exit
self refresh
mode
(Restart refresh time base)
T0 T1 T2 Tn+1 To +1 To +2
High-Z
Auto
Refresh Auto
Refresh
PRECHARGE
NOP NOP NOP
t
CKS
≥ t
RAS
t
RP
t
XSR
DON'T CARE
Notes:
1.Self-RefreshmodeisnotsupportedforA2gradewithT
a>+85oC.
26 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
REGISTER DEFINITION
Mode Register
The mode register is used to dene the specic mode
ofoperationoftheSDRAM.Thisdenitionincludesthe
selection of a burst length, a burst type, a CAS latency,
an operating mode and a write burst mode, as shown in
MODEREGISTERDEFINITION.
ThemoderegisterisprogrammedviatheLOADMODE
REGISTERcommandandwillretainthestoredinformation
until it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst
(sequential or interleaved)
, M4- M6
specify the CAS latency, M7 and M8 specify the operating
mode,M9speciestheWRITEburstmode,andM10,M11,
and M12 are reserved for future use.
Themoderegistermustbe loaded when all banks are
idle, and the controller must wait the specified time before
initiatingthesubsequentoperation.Violatingeitherofthese
requirements will result in unspecified operation.
MODE REGISTER DEFINITION
Latency Mode
M6 M5 M4 CAS Latency
0 0 0 Reserved
0 0 1 Reserved
0 1 0 2
0 1 1 3
1 0 0 Reserved
1 0 1 Reserved
1 1 0 Reserved
1 1 1 Reserved
1. To ensure compatibility with future devices,
should program BA1, BA0, A12, A11, A10 = "0"
Write Burst Mode
M9 Mode
0 Programmed Burst Length
1 Single Location Access
Operating Mode
M8 M7 M6-M0 Mode
0 0 Defined Standard Operation
— — — All Other States Reserved
Burst Type
M3 Type
0 Sequential
1 Interleaved
Burst Length
M2 M1 M0 M3=0 M3=1
0 0 0 1 1
0 0 1 2 2
0 1 0 4 4
0 1 1 8 8
1 0 0 Reserved Reserved
1 0 1 Reserved Reserved
1 1 0 Reserved Reserved
1 1 1 Full Page Reserved
Reserved
Address Bus (Ax)
Mode Register (Mx)
(1)
BA1 BA0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
Integrated Silicon Solution, Inc. — www.issi.com 27
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
BURST DEFINITION
Burst Starting Column Order of Accesses Within a Burst
Length Address Type = Sequential Type = Interleaved
A0
2 0 0-1 0-1
1 1-0 1-0
A1 A0
0 0 0-1-2-3 0-1-2-3
4 0 1 1-2-3-0 1-0-3-2
1 0 2-3-0-1 2-3-0-1
1 1 3-0-1-2 3-2-1-0
A2 A1 A0
0 0 0 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-7
0 0 1 1-2-3-4-5-6-7-0 1-0-3-2-5-4-7-6
0 1 0 2-3-4-5-6-7-0-1 2-3-0-1-6-7-4-5
8 0 1 1 3-4-5-6-7-0-1-2 3-2-1-0-7-6-5-4
1 0 0 4-5-6-7-0-1-2-3 4-5-6-7-0-1-2-3
1 0 1 5-6-7-0-1-2-3-4 5-4-7-6-1-0-3-2
1 1 0 6-7-0-1-2-3-4-5 6-7-4-5-2-3-0-1
1 1 1 7-0-1-2-3-4-5-6 7-6-5-4-3-2-1-0
Full n=A0-A8(x32) Cn,Cn+1,Cn+2 NotSupported
Page n=A0-A9(x16) Cn+3,Cn+4...
(y) n=A0-A9,A11(x8) …Cn - 1,
(location 0-y) Cn…
BURST LENGTH
Read and write accesses to the SDRAM are burst oriented,
with the burst length being programmable, as shown in
MODEREGISTERDEFINITION.Theburstlengthdeter-
mines the maximum number of column locations that can
beaccessedforagivenREADorWRITEcommand.Burst
lengths of 1, 2, 4 or 8 locations are available for both the
sequential and the interleaved burst types, and a full-page
burst is available for the sequential type.The full-page
burstisusedinconjunctionwiththeBURSTTERMINATE
command to generate arbitrary burst lengths.
Reserved states should not be used, as unknown operation
or incompatibility with future versions may result.
WhenaREADorWRITEcommandisissued,ablockof
columns equal to the burst length is effectively selected. All
accesses for that burst take place within this block, mean-
ing that the burst will wrap within the block if a boundary is
reached.TheblockisuniquelyselectedbyA1-Anwhenthe
burst length is set to two; by A2-An when the burst length
is set to four; and by A3-An when the burst length is set
toeight.An=A8forx32,An=A9forx16,andAn=A11
forx8.Theremaining(leastsignicant)addressbit(s)is
(are) used to select the starting location within the block.
Full-pageburstswrapwithinthepageiftheboundaryis
reached.
BurstType
Accesses within a given burst may be programmed to be
either sequential or interleaved; this is referred to as the
burst type and is selected via bit M3.
Theorderingofaccesseswithinaburstisdeterminedby
the burst length, the burst type and the starting column
address,asshowninBURSTDEFINITIONtable.
28 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
UNDEFINED
CLK
COMMAND
DQ
READ NOP NOP NOP
CAS Latency - 3
t
AC
t
OH
D
OUT
T0 T1 T2 T3 T4
tLZ
CLK
COMMAND
DQ
READ NOP NOP
CAS Latency - 2
t
AC
t
OH
D
OUT
T0 T1 T2 T3
tLZ
CAS LATENCY
CAS Latency
TheCAS latencyisthe delay, inclockcycles,between
the
registration of a READ command and the availability of
therstpieceofoutputdata.Thelatencycanbesettotwoor
three clocks.
If a READ command is registered at clock edge n, and
the latency is m clocks, the data will be available by clock
edge n + m.TheDQswillstartdrivingasaresultofthe
clock edge one cycle earlier (n + m - 1), and provided that
the relevant access times are met, the data will be valid by
clock edge n + m.Forexample,assumingthattheclock
cycle time is such that all relevant access times are met,
ifaREADcommandisregisteredatT0andthelatency
is programmed to two clocks, the DQs will start driving
afterT1andthedatawillbevalidbyT2,asshowninCAS
Latency diagrams.The Allowable Operating Frequency
table indicates the operating frequencies at which each
CAS latency setting can be used.
Reserved states should not be used as unknown operation
or incompatibility with future versions may result.
CAS Latency
Allowable Operating Frequency (MHz)
Speed CAS Latency = 2 CAS Latency = 3
-5 100 200
-6 100 167
-7 133 143
Operating Mode
ThenormaloperatingmodeisselectedbysettingM7andM8
to zero; the other combinations of values for M7 and M8 are
reservedforfutureuseand/ortestmodes.Theprogrammed
burstlengthappliestobothREADandWRITEbursts.
Testmodesandreservedstatesshouldnotbeusedbe-
cause unknown operation or incompatibility with future
versions may result.
Write Burst Mode
WhenM9=0,theburstlengthprogrammedviaM0-M2
appliestobothREADandWRITEbursts;whenM9=1,
the programmed burst length applies to READ bursts, but
write accesses are single-location (nonburst) accesses.
Integrated Silicon Solution, Inc. — www.issi.com 29
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
CKE
ROW ADDRESS
BANK ADDRESS
CS
RAS
CAS
WE
A0-A12
BA0, BA1
HIGH
ACTIVATING SPECIFIC ROW WITHIN SPE-
CIFIC BANK
DON'T CARE
CLK
COMMAND ACTIVE NOP NOP
tRCD
T0 T1 T2 T3 T4
READ or
WRITE
CHIP OPERATION
BANK/ROW ACTIVATION
BeforeanyREAD orWRITEcommandscanbeissued
to a bank within the SDRAM, a row in that bank must be
“opened.”
ThisisaccomplishedviatheACTIVEcommand,
which selects both the bank and the row to be activated
(see
Activating Specific Row Within Specific Bank
).
After opening a row
(issuinganACTIVEcommand)
, a READ
orWRITEcommandmaybeissuedtothatrow,subjectto
the trcd specification. Minimum trcd should be divided by
the clock period and rounded up to the next whole number
to determine the earliest clock edge after the ACTIVE
commandonwhichaREADorWRITEcommandcanbe
entered.Forexample,atrcd specification of 15ns with a
143 MHz clock (7ns period) results in 2.14 clocks, rounded
to3.Thisisreectedinthefollowingexample,whichcov-
ersanycasewhere2<[trcd (MIN)/tck] ≤3.(Thesame
procedure is used to convert other specification limits from
time units to clock cycles).
AsubsequentACTIVEcommandtoadifferentrowinthe
same bank can only be issued after the previous active
rowhasbeen“closed”(precharged).Theminimumtime
interval betweensuccessiveACTIVEcommandstothe
same bank is defined by trc.
AsubsequentACTIVEcommandtoanotherbankcanbe
issued while the first bank is being accessed, which results
inareductionoftotalrow-accessoverhead.Theminimum
timeintervalbetweensuccessiveACTIVEcommandsto
different banks is defined by trrd.
EXAMPLE: MEETING TRCD (MIN) WHEN 2 < [TRCD (MIN)/TCK] ≤ 3
30 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
CKE
HIGH
COLUMN ADDRESS
AUTO PRECHARGE
NO PRECHARGE
CS
RAS
CAS
WE
A0-A9, A11
A10
BA0, BA1 BANK ADDRESS
A12
READ COMMANDREADS
READ bursts are initiated with a READ command, as
shownintheREADCOMMANDdiagram.
Thestartingcolumnandbankaddressesareprovidedwith
the READ command, and auto precharge is either enabled or
disabled for that burst access. If auto precharge is enabled,
the row being accessed is precharged at the completion of
theburst.ForthegenericREADcommandsusedinthefol-
lowing illustrations, auto precharge is disabled.
During READ bursts, the valid data-out element from the
starting column address will be available following the
CAS latency after the READ command. Each subsequent
data-out element will be valid by the next positive clock
edge.The CAS Latency diagram shows general timing
for each possible CAS latency setting.
Uponcompletionofaburst,assumingnoothercommands
have been initiated, the DQs will go High-Z. A full-page burst
will continue until terminated. (At the end of the page, it will
wrap to column 0 and continue.)
Data from any READ burst may be truncated with a sub-
sequent READ command, and data from a fixed-length
READ burst may be immediately followed by data from a
READcommand.Ineithercase,acontinuousowofdata
canbemaintained.Therstdataelementfromthenew
burst follows either the last element of a completed burst
or the last desired data element of a longer burst which
is being truncated.
ThenewREADcommandshouldbeissuedx cycles before
the clock edge at which the last desired data element is
valid, where x equalstheCASlatencyminusone.Thisis
shown in Consecutive READ Bursts for CAS latencies of
two and three; data element n + 3 is either the last of a
burstoffourorthelastdesiredofalongerburst.The512Mb
SDRAM uses a pipelined architecture and therefore does
not require the 2n rule associated with a prefetch architec-
ture. A READ command can be initiated on any clock cycle
followingapreviousREADcommand.Full-speedrandom
read accesses can be performed to the same bank, as
shown in Random READ Accesses, or each subsequent
READ may be performed to a different bank.
Data from any READ burst may be truncated with a sub-
sequent WRITE command, and data from a xed-length
READ burst may be immediately followed by data from a
WRITEcommand(subjecttobusturnaroundlimitations).
TheWRITEburstmaybeinitiatedontheclockedgeim-
mediately following the last (or last desired) data element
fromtheREADburst,providedthatI/Ocontentioncanbe
avoided. In a given system design, there may be a pos-
sibilitythatthedevicedrivingtheinputdatawillgoLow-Z
before the SDRAM DQs go High-Z. In this case, at least
a single-cycle delay should occur between the last read
dataandtheWRITEcommand.
TheDQMinputisusedtoavoidI/Ocontention,asshown
inFiguresRW1andRW2.TheDQMsignalmustbeas-
serted (HIGH)atleast three clockspriortotheWRITE
command (DQM latency is two clocks for output buffers)
tosuppress data-outfromthe READ.OncetheWRITE
command is registered, the DQs will go High-Z (or remain
High-Z), regardless of the state of the DQM signal, provided
theDQMwasactiveontheclockjustpriortotheWRITE
command that truncated the READ command. If not, the
secondWRITEwillbeaninvalidWRITE.Forexample,if
DQMwasLOWduringT4inFigureRW2,thentheWRITEs
atT5andT7wouldbevalid,whiletheWRITEatT6would
be invalid.
TheDQMsignalmustbede-assertedpriortotheWRITE
command (DQM latency is zero clocks for input buffers)
to ensure that the written data is not masked.
A fixed-length READ burst may be followed by, or truncated
with, a
PRECHARGE
command to the same bank
(provided
that auto precharge was not activated)
, and a full-page burst
maybetruncatedwithaPRECHARGEcommandtothe
samebank.ThePRECHARGEcommandshouldbeissued
x cycles before the clock edge at which the last desired
data element is valid, where x equals the CAS latency
minusone.ThisisshownintheREADtoPRECHARGE
Note:
x32: A9 and A11 are "Don't Care"
x16: A11 is "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 31
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
diagram for each possible CAS latency; data element n +
3 is either the last of a burst of four or the last desired of
alongerburst.FollowingthePRECHARGEcommand,a
subsequent command to the same bank cannot be issued
until trp is met. Note that part of the row precharge time is
hidden during the access of the last data element(s).
In the case of a fixed-length burst being executed to
completion, a PRECHARGE command issued at the
optimum time (as described above) provides the same
operation that would result from the same fixed-length
burstwithautoprecharge.ThedisadvantageofthePRE-
CHARGEcommandisthatitrequiresthatthecommand
and address buses be available at the appropriate time to
issuethecommand;theadvantageofthePRECHARGE
command is that it can be used to truncate fixed-length
or full-page bursts.
Full-pageREADburstscanbetruncatedwiththeBURST
TERMINATE command, and xed-length READ bursts
maybetruncatedwithaBURSTTERMINATEcommand,
providedthatautoprechargewasnotactivated.TheBURST
TERMINATEcommandshouldbeissuedx cycles before
the clock edge at which the last desired data element is
valid, where x equalstheCASlatencyminusone.Thisis
shownintheREADBurstTerminationdiagramforeach
possible CAS latency; data element n + 3 is the last desired
data element of a longer burst.
32 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
DQM
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5
READ
NOP NOP NOP NOP WRITE
BANK,
COL nBANK,
COL b
D
OUT
n
D
IN
b
t
DS
t
HZ
CAS Latency - 3
RW1 - READ to WRITE
RW2 - READ to WRITE
DON'T CARE
CLK
DQM
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
READ
NOP NOP NOP NOP NOP WRITE
BANK,
COL n
DIN b
tDS
tHZ
BANK,
COL b
CAS Latency - 2
DOUT n
D
OUT
n+1 D
OUT
n+2
Integrated Silicon Solution, Inc. — www.issi.com 33
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
READ
NOP NOP NOP READ NOP NOP
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
D
OUT
b
BANK,
COL nBANK,
COL b
CAS Latency - 2
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
READ
NOP NOP NOP READ NOP NOP NOP
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
D
OUT
b
BANK,
COL nBANK,
COL b
CAS Latency - 3
CONSECUTIVE READ BURSTS
34 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5
READ
READ
READ
READ
NOP NOP
D
OUT
n
D
OUT
b
D
OUT
m
D
OUT
x
BANK,
COL nBANK,
COL b
CAS Latency - 2
BANK,
COL mBANK,
COL x
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
READ
READ
READ
READ
NOP NOP NOP
D
OUT
n
D
OUT
b
D
OUT
m
D
OUT
x
BANK,
COL nBANK,
COL b
CAS Latency - 3
BANK,
COL mBANK,
COL x
RANDOM READ ACCESSES
Integrated Silicon Solution, Inc. — www.issi.com 35
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
READ
NOP NOP NOP NOP NOP
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
BANK a,
COL n
CAS Latency - 2
x = 1 cycle
BURST
TERMINATE
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
READ
NOP NOP NOP NOP NOP NOP
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
BANK,
COL n
CAS Latency - 3
x = 2 cycles
BURST
TERMINATE
READ BURST TERMINATION
36 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ALTERNATING BANK READ ACCESSES
BANK 0 BANK 3 BANK 3 BANK 0
DON'T CARE
CLK
CKE
COMMAND
DQM/
DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
t
RCD
- BANK 0
CAS Latency - BANK 0
t
RCD
- BANK 0
t
RAS
- BANK 0
t
RC
- BANK 0
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
ACTIVE
NOP READ NOP
ACTIVE
NOP READ NOP
ACTIVE
ROW
ROW
BANK 0
ROW ROW
t
RRD
t
RCD
- BANK 3
t
RP
- BANK 0
COLUMN m(2)
ROW
COLUMN b(2)
ROW
ENABLE AUTO PRECHARGE ENABLE AUTO PRECHARGE
T0 T1 T2 T3 T4 T5 T6 T7 T8
t
AC
t
OH
t
OH
t
OH
t
OH
t
OH
DOUT m DOUT m+
1
DOUT m+
2
DOUT m+
3
DOUT b
t
AC
t
AC
t
AC
t
AC
t
AC
t
LZ
CAS Latency - BANK 3
Notes:
1) CAS latency = 2, Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 37
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
READ - FULL-PAGE BURST
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/
DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP READ NOP NOP NOP NOP NOP
BURST TERM NOP NOP
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
ROW
ROW
BANK
COLUMN m
(2)
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
BANK
t
RCD
CAS Latency
t
AC
t
AC
t
AC
t
AC
t
AC
t
HZ
t
LZ
t
AC
t
OH
t
OH
t
OH
t
OH
t
OH
t
OH
D
OUT
m D
OUT
m+1 D
OUT
m+2 D
OUT
m-1 D
OUT
m D
OUT
m+1
Full page
completion
Full-page burst not self-terminating.
Use BURST TERMINATE command.
T0 T1 T2 T3 T4 T5 T6 Tn+1 Tn+2 Tn+3 Tn+4
Notes:
1) CAS latency = 2, Burst Length = Full Page
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
38 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
READ - DQM OPERATION
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/
DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
ACTIVE NOP READ NOP NOP NOP NOP NOP NOP
tAS tAH
tAS tAH
tAS tAH
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE
ROW
ROW
BANK
tRCD CAS Latency
DOUT m
D
OUT
m+
2
D
OUT
m+
3
COLUMN m
(2)
BANK
tCH
tCLtCK
tCMS tCMH
tCKS tCKH
tOH
tOHtOH tACtAC
tACtHZ tHZ
tLZ tLZ
T0 T1 T2 T3 T4 T5 T6 T7 T8
Notes:
1) CAS latency = 2, Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 39
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
READ
NOP NOP NOP NOP ACTIVE NOP
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
BANK a,
COL nBANK a,
ROW
BANK
(a or all)
CAS Latency - 2
t
RP
PRECHARGE
t
RQL
High-Z
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
READ
NOP NOP NOP NOP NOP ACTIVE
D
OUT
n
D
OUT
n+1
D
OUT
n+2
D
OUT
n+3
BANK,
COL nBANK,
COL b
CAS Latency - 3
t
RP
t
RQL
BANK a,
ROW
PRECHARGE
High-Z
READ to PRECHARGE
40 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
CKE
HIGH
COLUMN ADDRESS
AUTO PRECHARGE
BANK ADDRESS
CS
RAS
CAS
WE
A0-A9, A11
A10
BA0, BA1
NO PRECHARGE
A12
WRITE COMMAND
Thestartingcolumnandbankaddressesareprovidedwith
theWRITEcommand,andautoprechargeiseitherenabled
or disabled for that access. If auto precharge is enabled,
the row being accessed is precharged at the completion of
theburst.ForthegenericWRITEcommandsusedinthe
following illustrations, auto precharge is disabled.
DuringWRITEbursts,therstvalid
data-in
element will be
registered coincident
with the
WRITE
command.
Subsequent
data elements will be registered on each successive posi-
tiveclockedge.Uponcompletionofaxed-lengthburst,
assuming no other commands have been initiated, the
DQs will remain High-Z and any additional input data will
beignored(seeWRITEBurst).Afull-pageburstwillcon-
tinue until terminated. (At the end of the page, it will wrap
to column 0 and continue.)
DataforanyWRITEburstmaybetruncatedwithasubse-
quentWRITEcommand,anddataforaxed-lengthWRITE
burst may be immediately followed by data for a WRITE
command. The new WRITE command can be issued on
anyclockfollowingthepreviousWRITEcommand,andthe
data provided coincident with the new command applies to
the new command.
AnexampleisshowninWRITEtoWRITEdiagram.Data
n + 1 is either the last of a burst of two or the last desired
ofalongerburst.The512MbSDRAMusesapipelined
architecture and therefore does not require the 2n rule as-
sociatedwithaprefetcharchitecture.AWRITEcommand
can be initiated on any clock cycle following a previous
WRITEcommand.Full-speedrandomwriteaccesseswithin
a page can be performed to the same bank, as shown in
RandomWRITECycles,oreachsubsequentWRITEmay
be performed to a different bank.
DataforanyWRITEburstmaybetruncatedwithasubse-
quentREADcommand,anddataforaxed-lengthWRITE
burst may be immediately followed by a subsequent READ
command.OncetheREADcommandisregistered,the
datainputswillbeignored,andWRITEswillnotbeex-
ecuted.AnexampleisshowninWRITEtoREAD.Datan
+ 1 is either the last of a burst of two or the last desired
of a longer burst.
Data for a xed-length WRITE burst may be followed
by,ortruncatedwith,aPRECHARGEcommand tothe
same bank (provided that auto precharge was not acti-
vated), and a full-page WRITE burst may be truncated
withaPRECHARGE command tothesame bank.The
PRECHARGEcommandshouldbeissuedtdpl after the
clock edge at which the last desired input data element
isregistered.Theautoprechargemoderequiresatdpl of
at least one clock plus time, regardless of frequency. In
addition,whentruncatingaWRITEburst,theDQMsignal
must be used to mask input data for the clock edge prior
to,andtheclockedgecoincidentwith,thePRECHARGE
command.AnexampleisshownintheWRITEtoPRE-
CHARGEdiagram.Datan+1 is either the last of a burst
oftwoorthelastdesiredofalongerburst.Followingthe
PRECHARGEcommand,asubsequentcommandtothe
same bank cannot be issued until trp is met.
In the case of a fixed-length burst being executed to comple-
tion, a PRECHARGE command issued at the optimum
time
(as described above)
provides the same operation that
would result from the same fixed-length burst with auto
precharge.Thedisadvantageofthe
PRECHARGE
command
is that it requires that the command and address buses be
available at the appropriate time to issue the command; the
advantageofthePRECHARGEcommandisthatitcanbe
used to truncate fixed-length or full-page bursts.
Fixed-lengthorfull-pageWRITEburstscanbetruncated
withtheBURSTTERMINATEcommand.Whentruncat-
ingaWRITEburst,theinputdataappliedcoincidentwith
theBURSTTERMINATEcommandwillbeignored.The
lastdatawritten(providedthatDQMisLOWatthattime)
will be the input data applied one clock previous to the
BURSTTERMINATEcommand.ThisisshowninWRITE
BurstTermination,wheredatan is the last desired data
element of a longer burst.
WRITES
WRITEburstsareinitiatedwithaWRITEcommand,as
showninWRITECommanddiagram.
Note:
x32: A9 and A11 are "Don't Care"
x16: A11 is "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 41
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3
WRITE
NOP
NOP
NOP
D
IN
n
D
IN
n+1
BANK,
COL n
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2
WRITE
NOP
WRITE
D
IN
n
D
IN
n+1
D
IN
b
BANK,
COL nBANK,
COL b
DON'T CARE
WRITE BURST
WRITE TO WRITE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3
WRITE
WRITE
WRITE
WRITE
DIN n
DIN b
DIN m
DIN x
BANK,
COL nBANK,
COL bBANK,
COL mBANK,
COL x
RANDOM WRITE CYCLES
42 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5
WRITE
NOP
READ
NOP
NOP NOP
D
IN
n
D
IN
n+1
D
OUT
b
D
OUT
b+1
BANK,
COL nBANK,
COL b
CAS Latency - 2
WRITE to READ
WP1 - WRITE to PRECHARGE
DON'T CARE
CLK
DQM
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
WRITE
NOP NOP NOP ACTIVE NOP
BANK a,
COL nBANK a,
ROW
BANK
(a or all)
tDPL
tRP
PRECHARGE
DIN n
DIN n+1 DIN n+2
Integrated Silicon Solution, Inc. — www.issi.com 43
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
COMMAND
ADDRESS
DQ
T0 T1 T2
WRITE
DIN n
(DATA )
BANK,
COL n
DON'T CARE
(ADDRESS)
BURST
TERMINAT E
NEXT
COMMAND
WRITE Burst Termination
DON'T CARE
CLK
DQM
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
WRITE
NOP NOP NOP NOP ACTIVE
BANK a,
COL nBANK a,
ROW
BANK
(a or all)
tDPL
tRP
PRECHARGE
DIN n
DIN n+1
WP2 - WRITE to PRECHARGE
44 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP WRITE NOP NOP NOP NOP
BURST TERM NOP
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
t
DS
t
DH
t
DS
t
DH
t
DS
t
DH
ROW
ROW
BANK
t
RCD
D
IN
m D
IN
m+
1
D
IN
m+
2
D
IN
m+
3
D
IN
m-
1
COLUMN m
(2)
t
CH
t
CL
t
CK
t
DS
t
DH
t
DS
t
DH
t
DS
t
DH
t
CMS
t
CMH
t
CKS
t
CKH
BANK
Full page completed
T0 T1 T2 T3 T4 T5 Tn+1 Tn+2
WRITE - FULL PAGE BURST
Notes:
1) Burst Length = Full Page
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 45
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
ACTIVE NOP WRITE NOP NOP NOP NOP NOP
tAS tAH
tAS tAH
tAS tAH
tDS tDH tDS tDH tDS tDH
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE
ROW
ROW
BANK
tRCD
DIN m DIN m+
2
DIN m+
3
COLUMN m
(2)
BANK
tCH
tCLtCK
tCMS tCMH
tCKS tCKH
T0 T1 T2 T3 T4 T5 T6 T7
WRITE - DQM OPERATION
Notes:
1) Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
46 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ALTERNATING BANK WRITE ACCESSES
Notes:
1) Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
BANK 0 BANK 1 BANK 1 BANK 0
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
tAS tAH
tAS tAH
tAS tAH
tDS tDH tDS tDH tDS tDH
tRCD - BANK 0
t
RCD
- BANK 0
tDPL
- BANK 1
tRAS - BANK 0
tRC - BANK 0
tCH
tCLtCK
tDS tDH tDS tDH tDS tDH tDS tDH tDS tDH
tCMS tCMH
tCKS tCKH
ACTIVE NOP WRITE NOP ACTIVE NOP WRITE NOP NOP ACTIVE
DIN m DIN m+1 DIN m+2 DIN m+3 DIN b DIN b+1 DIN b+2 DIN b+3
ROW
ROW
BANK 0
ROW ROW
tRRD tRCD - BANK 1
tDPL - BANK 0 tRP - BANK 0
COLUMN m
(2)
ROW
COLUMN b
(2)
ROW
ENABLE AUTO PRECHARGE ENABLE AUTO PRECHARGE
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
Integrated Silicon Solution, Inc. — www.issi.com 47
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
CKE
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5
NOP
WRITE
NOP NOP
BANK a,
COL n
D
IN
n
D
IN
n+1 D
IN
n+2
INTERNAL
CLOCK
DON'T CARE
CLK
CKE
COMMAND
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6
READ
NOP NOP NOP NOP NOP
BANK a,
COL n
DOUT n DOUT n+1 DOUT n+2 DOUT n+3
INTERNAL
CLOCK
CLOCK SUSPEND
Clock suspend mode occurs when a column access/burst
isinprogressandCKEisregisteredLOW.Intheclock
suspend mode, the internal clock is deactivated, “freezing”
the synchronous logic.
ForeachpositiveclockedgeonwhichCKEissampled
LOW,thenextinternalpositiveclockedgeissuspended.
Any command or data present on the input pins at the time
of a suspended internal clock edge is ignored; any data
present on the DQ pins remains driven; and burst counters
are not incremented, as long as the clock is suspended.
(See following examples.)
ClocksuspendmodeisexitedbyregisteringCKEHIGH;
the internal clock and related operation will resume on the
subsequent positive clock edge.
Clock Suspend During WRITE Burst
Clock Suspend During READ Burst
48 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLOCK SUSPEND MODE
Notes:
1) CAS latency = 3, Burst Length = 2, Auto Precharge is disabled.
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
tAS tAH
tAS tAH
tAS tAH
tCH
tCLtCK
tCMS tCMH
tCKS tCKH
COLUMN m(2)
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
READ NOP NOP NOP NOP NOP WRITE NOP
tCKS tCKH
BANK BANK
COLUMN n(2)
tAC tAC
t
OH
tHZ
DOUT m DOUT m+1
t
LZ
UNDEFINED
DIN e+1
tDS tDH
DIN e
Integrated Silicon Solution, Inc. — www.issi.com 49
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
CLK
CKE
HIGH
ALL BANKS
BANK SELECT
BANK ADDRESS
CS
RAS
CAS
WE
A0-A9, A11, A12
A10
BA0, BA1
DON'T CARE
CLK
CKE
COMMAND NOP NOP
ACTIVE
≥ tCKStCKS
All banks idle
Enter
power-down mode
Exit power-down mode
tRCD
tRAS
tRC
Input buffers gated
off
less than 64ms
PRECHARGE Command
POWER-DOWN
POWER-DOWN
Power-downoccursifCKEisregisteredLOWcoincident
withaNOPorCOMMANDINHIBITwhennoaccesses
are in progress. If power-down occurs when all banks are
idle, this mode is referred to as precharge power-down;
if power-down occurs when there is a row active in either
bank, this mode is referred to as active power-down.
Entering power-down deactivates the input and output
buffers,excludingCKE,formaximumpowersavingswhile
instandby.Thedevicemaynotremaininthepower-down
state longer than the refresh period (64ms) since no refresh
operations are performed in this mode.
Thepower-downstateisexitedbyregisteringaNOPor
COMMANDINHIBITandCKEHIGHatthedesiredclock
edge (meeting tcks). See figure "Power-Down".
PRECHARGE
ThePRECHARGEcommand(seegure)isusedtodeac-
tivate the open row in a particular bank or the open row in
allbanks.Thebank(s)willbeavailableforasubsequentrow
access some specified time (trp)afterthePRECHARGE
command is issued. Input A10 determines whether one or
all banks are to be precharged, and in the case where only
one bank is to be precharged, inputs BA0, BA1 select the
bank. When all banks are to be precharged, inputs BA0,
BA1aretreatedas“Don’tCare.”Onceabankhasbeen
precharged, it is in the idle state and must be activated
priortoanyREADorWRITEcommandsbeingissuedto
that bank.
50 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
POWER-DOWN MODE CYCLE
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tAS tAH
BANK
tCH
tCL
tCK
tCMS tCMH
tCKS tCKH
PRECHARGE
NOP NOP NOP
ACTIVE
ALL BANKS
SINGLE BANK
ROW
ROW
BANK
tCKStCKS
Precharge all
active banks
All banks idle
Two clock cycles
Input buffers gated
off while in
power-down mode
All banks idle, enter
power-down mode
Exit power-down mode
T0 T1 T2 Tn+1 Tn+2
High-Z
Integrated Silicon Solution, Inc. — www.issi.com 51
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
NOP NOP NOP NOP NOP NOP
DOUT a
DOUT a+1
DOUT b
DOUT b+1
BANK n,
COL a
CAS Latency - 3 (BANK n)
CAS Latency - 3 (BANK m)
t
RP - BANK n
t
RP - BANK m
READ - AP
BANK n
READ - AP
BANK m
Page Active READ with Burst of 4 Interrupt Burst, Precharge Idle
Page Active READ with Burst of 4 Precharge
Internal States
BANK n,
COL b
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQM
DQ
T0 T1 T2 T3 T4 T5 T6 T7
NOP NOP NOP NOP NOP NOP
D
OUT
a
D
IN
b
D
IN
b+1
D
IN
b+2
D
IN
b+3
BANK n,
COL aBANK m,
COL b
CAS Latency - 3 (BANK n)
tRP - BANK n tDPL - BANK m
READ - AP
BANK n
WRITE - AP
BANK m
READ with Burst of 4 Interrupt Burst, Precharge Idle
Page Active WRITE with Burst of 4 Write-Back
Internal States
Page Active
BURST READ/SINGLE WRITE
Theburstread/singlewritemodeisenteredbyprogramming
the write burst mode bit
(M9)
in the mode register to a logic
1. In this mode, all
WRITE
commands result in the access
of a single column location (burst of one), regardless of
the programmed burst length. READ commands access
columns according to the programmed burst length and
sequence, just as in the normal mode of operation (M9
=0).
CONCURRENT AUTO PRECHARGE
Anaccesscommand(READorWRITE)toanotherbank
while an access command with auto precharge enabled is
executing is not allowed by SDRAMs, unless the SDRAM
supports CONCURRENT AUTO PRECHARGE. ISSI
SDRAMssupportCONCURRENTAUTOPRECHARGE.
FourcaseswhereCONCURRENTAUTOPRECHARGE
occurs are defined below.
READ with Auto Precharge
1. Interrupted by a READ (with or without auto precharge):
A READ to bank m will interrupt a READ on bank n,
CAS latency later. The PRECHARGE to bank n will
begin when the READ to bank m is registered.
2.InterruptedbyaWRITE(withorwithoutautoprecharge):
AWRITEtobankmwillinterruptaREADonbankn
when registered. DQM should be used three clocks prior
totheWRITEcommandtopreventbuscontention.The
PRECHARGEtobanknwillbeginwhentheWRITEto
bank m is registered.
READ With Auto Precharge interrupted by a READ
READ With Auto Precharge interrupted by a WRITE
52 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
NOP NOP NOP NOP NOP NOP
D
IN
a
D
IN
a+1
D
OUT
b
D
OUT
b+1
BANK n,
COL aBANK m,
COL b
CAS Latency - 3 (BANK m)
t
RP - BANK n
t
RP - BANK m
WRITE - AP
BANK n
READ - AP
BANK m
Page Active WRITE with Burst of 4 Interrupt Burst, Write-Back Precharge
Page Active READ with Burst of 4 Precharge
Internal States
t
DPL
- BANK n
DON'T CARE
CLK
COMMAND
BANK n
BANK m
ADDRESS
DQ
T0 T1 T2 T3 T4 T5 T6 T7
NOP NOP NOP NOP NOP NOP
BANK n,
COL aBANK m,
COL b
t
RP - BANK n
t
DPL - BANK m
WRITE - AP
BANK n
WRITE - AP
BANK m
Page Active WRITE with Burst of 4 Interrupt Burst, Write-Back Precharge
Page Active WRITE with Burst of 4 Write-Back
Internal States
t
DPL
- BANK n
D
IN
a
D
IN
a+1 D
IN
a+2
D
IN
b
D
IN
b+1 D
IN
b+2 D
IN
b+3
WRITE with Auto Precharge
3. Interrupted by a READ (with or without auto precharge):
AREADtobankmwillinterruptaWRITEonbanknwhen
registered, with the data-out appearing
(CAS latency)
later.ThePRECHARGEtobanknwillbeginaftertdpl
is met, where tdpl begins when the READ to bank m is
registered.Thelastvalid
WRITE
to bank n will be data-in
registered one clock prior to the READ to bank m.
4.InterruptedbyaWRITE(withorwithoutautoprecharge):
A
WRITE
to bank m will interrupt a
WRITE
on bank n when
registered.ThePRECHARGEtobanknwillbeginafter
tdpl is met, where tdplbeginswhentheWRITEtobank
misregistered.ThelastvaliddataWRITEtobankn
willbedataregisteredoneclockpriortoaWRITEto
bank m.
WRITE With Auto Precharge interrupted by a READ
WRITE With Auto Precharge interrupted by a WRITE
Integrated Silicon Solution, Inc. — www.issi.com 53
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
READ WITH AUTO PRECHARGE
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP READ NOP NOP NOP NOP NOP ACTIVE
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
ROW
ROW
BANK
COLUMN m
(2)
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
BANK
t
RCD
t
RAS
t
RC
CAS Latency
t
AC
t
AC
t
AC
t
AC
tOH
t
HZ
tOH
D
OUT
m
tOH
D
OUT
m+1
tOH
D
OUT
m+2 D
OUT
m+3
T0 T1 T2 T3 T4 T5 T6 T7 T8
t
RP
ENABLE AUTO PRECHARGE
ROW
ROW
BANK
t
LZ
Notes:
1) CAS latency = 2, Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
54 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
READ WITHOUT AUTO PRECHARGE
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP READ NOP NOP NOP
PRECHARGE
NOP ACTIVE
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
ROW
ROW
BANK
COLUMN m
(2)
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
BANK
t
RCD
CAS Latency
t
AC
t
AC
t
AC
t
AC
t
OH
t
HZ
t
OH
D
OUT
m
t
OH
D
OUT
m+1
t
OH
D
OUT
m+2 D
OUT
m+3
T0 T1 T2 T3 T4 T5 T6 T7 T8
DISABLE AUTO PRECHARGE
ROW
ROW
BANK
t
LZ
t
RAS
t
RC
t
RP
ALL BANKS
SINGLE BANK
BANK
Notes:
1) CAS latency = 2, Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 55
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
SINGLE READ WITH AUTO PRECHARGE
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP NOP NOP READ NOP NOP ACTIVE NOP
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
ROW
ROW
BANK
COLUMN m
(2)
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
BANK
t
RCD
t
RAS
t
RC
CAS Latency
t
AC
t
HZ
tOH
D
OUT
m
T0 T1 T2 T3 T4 T5 T6 T7 T8
t
RP
ENABLE AUTO PRECHARGE
ROW
ROW
BANK
Notes:
1) CAS latency = 2, Burst Length = 1
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
56 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
SINGLE READ WITHOUT AUTO PRECHARGE
DON'T CARE
UNDEFINED
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
ACTIVE NOP READ NOP NOP
PRECHARGE
NOP ACTIVE NOP
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
ROW
ROW
BANK
COLUMN m(2)
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
BANK
t
RCD
t
RAS
t
RC
CAS Latency
t
AC
t
HZ
t
OH
DOUT m
T0 T1 T2 T3 T4 T5 T6 T7 T8
t
RP
DISABLE AUTO PRECHARGE
ROW
ROW
BANK
t
LZ
ALL BANKS
SINGLE BANK
BANK
Notes:
1) CAS latency = 2, Burst Length = 1
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
Integrated Silicon Solution, Inc. — www.issi.com 57
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
WRITE - WITH AUTO PRECHARGE
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
tAS tAH
tAS tAH
tAS tAH
tRCD
tRAS
tRC
tCH
tCLtCK
tCMS tCMH
tCKS tCKH
ACTIVE
NOP WRITE NOP NOP NOP NOP NOP NOP
ACTIVE
tDPL tRP
COLUMN m
(2)
ROW
BANK BANK
ENABLE AUTO PRECHARGE
ROW
ROW
ROW
BANK
tDS tDH tDS tDH tDS tDHtDS tDH
DIN m DIN m+
1
DIN m+
2
DIN m+
3
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
Notes:
1) Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
58 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
WRITE - WITHOUT AUTO PRECHARGE
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
t
RCD
t
RAS
t
RC
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
ACTIVE
NOP WRITE NOP NOP NOP
PRECHARGE
NOP
ACTIVE
t
DPL
(3)
t
RP
COLUMN m(2)
ROW
DISABLE AUTO PRECHARGE
ROW
ROW
ROW
BANK
t
DS
t
DH
t
DS
t
DH
t
DS
t
DH
t
DS
t
DH
D
IN
m D
IN
m+1 D
IN
m+2 D
IN
m+3
BANK BANK BANK
ALL BANKS
SINGLE BANK
T0 T1 T2 T3 T4 T5 T6 T7 T8
Notes:
1) Burst Length = 4
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
3) tras must not be violated.
Integrated Silicon Solution, Inc. — www.issi.com 59
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
SINGLE WRITE WITH AUTO PRECHARGE
Notes:
1) Burst Length = 1
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML, DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
t
CMS
t
CMH
t
AS
t
AH
t
AS
t
AH
t
AS
t
AH
t
DS
t
DH
t
RCD
t
RAS
t
RC
t
CH
t
CL
t
CK
t
CMS
t
CMH
t
CKS
t
CKH
ACTIVE NOP NOP NOP WRITE NOP NOP NOP ACTIVE NOP
t
DPL
t
RP
COLUMN m
(2)
ROW
BANK BANK
ENABLE AUTO PRECHARGE
ROW
ROW
ROW
BANK
D
IN
m
T0 T1 T2 T3 T4 T5 T6 T7 T8 T9
60 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
SINGLE WRITE - WITHOUT AUTO PRECHARGE
Notes:
1) Burst Length = 1
2) x8: A12 = "Don't Care"
x16: A11, A12 = "Don't Care"
x32: A9, A11, A12 = "Don't Care"
3) tras must not be violated.
DON'T CARE
CLK
CKE
COMMAND
DQM/DQML
DQMH
A0-A9, A11, A12
A10
BA0, BA1
DQ
tCMS tCMH
tAS tAH
tAS tAH
tAS tAH
tDS tDH
tRCD
tRAS
tRC
tCH
tCLtCK
tCMS tCMH
tCKS tCKH
ACTIVE NOP WRITE NOP NOP
PRECHARGE
NOP
ACTIVE
NOP
tDPL
(3)
tRP
ROW
ROW
ROW
BANK
DIN m
COLUMN m
(2)
BANK BANK BANK
ALL BANKS
SINGLE BANK
T0 T1 T2 T3 T4 T5 T6 T7 T8
DISABLE AUTO PRECHARGE
ROW
Integrated Silicon Solution, Inc. — www.issi.com 61
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ORDERING INFORMATION - VDD = 2.5V for x16
Commercial Range: 0oC to +70oC
Frequency Speed (ns) Order Part No. Package
200MHz 5 IS42R16320D-5TL 54-PinTSOPII,Lead-free
IS42R16320D-5BL 54-ballBGA,Lead-free
167MHz 6 IS42R16320D-6TL 54-PinTSOPII,Lead-free
IS42R16320D-6BL 54-ballBGA,Lead-free
143MHz 7 IS42R16320D-7TL 54-PinTSOPII,Lead-free
IS42R16320D-7BL 54-ballBGA,Lead-free
Industrial Range: -40oC to +85oC
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42R16320D-6TLI 54-PinTSOPII,Lead-free
IS42R16320D-6BLI 54-ballBGA,Lead-free
143MHz 7 IS42R16320D-7TLI 54-PinTSOPII,Lead-free
IS42R16320D-7BLI 54-ballBGA,Lead-free
ORDERING INFORMATION - VDD = 2.5V for x32
Commercial Range: 0°C to +70°C
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42R32160D-6BL 90-BallBGA,Lead-free
143MHz 7 IS42R32160D-7BL 90-BallBGA,Lead-free
Industrial Range: -40°C to +85°C
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42R32160D-6BLI 90-BallBGA,Lead-free
143MHz 7 IS42R32160D-7BLI 90-BallBGA,Lead-free
For2.5Vandautomotiveproductsupport,pleasecontactISSI.
62 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ORDERING INFORMATION - VDD = 3.3V for x16
Commercial Range: 0oC to +70oC
Frequency Speed (ns) Order Part No. Package
200MHz 5 IS42S16320D-5TL 54-PinTSOPII,Lead-free
IS42S16320D-5BL 54-ballBGA,Lead-free
167MHz 6 IS42S16320D-6TL 54-PinTSOPII,Lead-free
IS42S16320D-6BL 54-ballBGA,Lead-free
143MHz 7 IS42S16320D-7TL 54-PinTSOPII,Lead-free
IS42S16320D-7BL 54-ballBGA,Lead-free
Industrial Range: -40oC to +85oC
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42S16320D-6TLI 54-PinTSOPII,Lead-free
IS42S16320D-6BLI 54-ballBGA,Lead-free
143MHz 7 IS42S16320D-7TLI 54-PinTSOPII,Lead-free
IS42S16320D-7BLI 54-ballBGA,Lead-free
ORDERING INFORMATION - VDD = 3.3V for x8
Commercial Range: 0oC to +70oC
Frequency Speed (ns) Order Part No. Package
200MHz 5 IS42S86400D-5TL 54-PinTSOPII,Lead-free
167MHz 6 IS42S86400D-6TL 54-PinTSOPII,Lead-free
143MHz 7 IS42S86400D-7TL 54-PinTSOPII,Lead-free
Industrial Range: -40oC to +85oC
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42S86400D-6TLI 54-PinTSOPII,Lead-free
143MHz 7 IS42S86400D-7TLI 54-PinTSOPII,Lead-free
Integrated Silicon Solution, Inc. — www.issi.com 63
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
ORDERING INFORMATION - VDD = 3.3V for x32
Commercial Range: 0°C to +70°C
Frequency Speed (ns) Order Part No. Package
200MHz 5 IS42S32160D-5BL 90-BallBGA,Lead-free
167MHz 6 IS42S32160D-6BL 90-BallBGA,Lead-free
143MHz 7 IS42S32160D-7BL 90-BallBGA,Lead-free
Industrial Range: -40°C to +85°C
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS42S32160D-6BLI 90-BallBGA,Lead-free
143MHz 7 IS42S32160D-7BLI 90-BallBGA,Lead-free
143MHz 7 IS42S32160D-7BI 90-BallBGA,Leaded
ORDERING INFORMATION - VDD = 3.3V for x16
Automotive Range, A1: -40oC to +85oC
Frequency Speed (ns) Order Part No. Package
167MHz 6 IS45S16320D-6TLA1 54-PinTSOPII,Lead-free
IS45S16320D-6BLA1 54-ballBGA,Lead-free
143MHz 7 IS45S16320D-7TLA1 54-PinTSOPII,Lead-free
IS45S16320D-7CTLA1 54-PinTSOPII,CopperLeadframe,Lead-free
IS45S16320D-7BLA1 54-ballBGA,Lead-free
Automotive Range, A2: -40oC to +105oC
Frequency Speed (ns) Order Part No. Package
143MHz 7 IS45S16320D-7TLA2 54-PinTSOPII,Lead-free
IS45S16320D-7CTLA2 54-PinTSOPII,CopperLeadframe,Lead-free
IS45S16320D-7BLA2 54-ballBGA,Lead-free
Note: Contact ISSI for leaded parts support.
64 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
0.45
0.80
D1
2. Reference document : JEDEC MO-207
1. CONTROLLING DIMENSION : MM .
NOTE :
Package Outline 08/14/2008
Integrated Silicon Solution, Inc. — www.issi.com 65
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
66 Integrated Silicon Solution, Inc. — www.issi.com
Rev. B
05/12/2015
IS42/45R86400D/16320D/32160D, IS42/45S86400D/16320D/32160D
1. CONTROLLING DIMENSION : MM .
2. Reference document : JEDEC MS-207
NOTE :
Package Outline 08/29/2008