DATA SH EET
Product specification
File under Integrated Circuits, IC06 September 1993
INTEGRATED CIRCUITS
74HC/HCT132
Quad 2-input NAND Schmitt trigger
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
September 1993 2
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
FEATURES
Output capability: standard
ICC category: SSI
GENERAL DESCRIPTION
The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).
They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of
transforming slowly changing input signals into sharply defined, jitter-free output signals.
The gate switches at different points for positive and negative-going signals. The difference between the positive voltage
VT+ and the negative voltage VT is defined as the hysteresis voltage VH.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25°C; tr=t
f= 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD=C
PD ×VCC2×fi+∑(CL×VCC2×fo) where:
fi= input frequency in MHz
fo= output frequency in MHz
(CL×VCC2×fo) = sum of outputs
CL= output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL PARAMETER CONDITIONS TYPICAL UNIT
HC HCT
tPHL/ tPLH propagation delay nA, nB to nY CL= 15 pF; VCC =5 V 11 17 ns
C
Iinput capacitance 3.5 3.5 pF
CPD power dissipation capacitance per gate notes 1 and 2 24 20 pF
September 1993 3
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
PIN DESCRIPTION
PIN NO. SYMBOL NAME AND FUNCTION
1, 4, 9, 12 1A to 4A data inputs
2, 5, 10, 13 1B to 4B data inputs
3, 6, 8, 11 1Y to 4Y data outputs
7 GND ground (0 V)
14 VCC positive supply voltage
Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.
Fig.4 Functional diagram. Fig.5 Logic diagram
(one Schmitt trigger).
FUNCTION TABLE
Notes
1. H = HIGH voltage level
L = LOW voltage level
APPLICATIONS
Wave and pulse shapers
Astable multivibrators
Monostable multivibrators
INPUTS OUTPUT
nA nB nY
LL H
LH H
HL H
HH L
September 1993 4
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
. Transfer characteristics are
given below.
Output capability: standard
ICC category: SSI
Transfer characteristics for 74HC
Voltages are referenced to GND (ground = 0 V)
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr=t
f= 6 ns; CL= 50 pF
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC VCC
(V) WAVEFORMS
+25 40 to +85 40 to +125
min. typ. max. min. max. min. max.
VT+positive-going threshold 0.7 1.18 1.5 0.7 1.5 0.7 1.5 V 2.0 Figs 6 and 7
1.7 2.38 3.15 1.7 3.15 1.7 3.15 4.5
2.1 3.14 4.2 2.1 4.2 2.1 4.2 6.0
VTnegative-going threshold 0.3 0.63 1.0 0.3 1.0 0.3 1.0 V 2.0 Figs 6 and 7
0.9 1.67 2.2 0.9 2.2 0.9 2.2 4.5
1.2 2.26 3.0 1.2 3.0 1.2 3.0 6.0
VHhysteresis (VT+VT) 0.2 0.55 1.0 0.2 1.0 0.2 1.0 V 2.0 Figs 6 and 7
0.4 0.71 1.4 0.4 1.4 0.4 1.4 4.5
0.6 0.88 1.6 0.6 1.6 0.6 1.6 6.0
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC VCC
(V) WAVEFORMS
+25 40 TO +85 40 TO +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nA, nB to nY 36 125 155 190 ns 2.0 Fig.13
13 25 31 38 4.5
10 21 26 32 6.0
tTHL/ tTLH output transition time 19 75 95 110 ns 2.0 Fig.13
7 15 19 22 4.5
6 13 16 19 6.0
September 1993 5
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”
. Transfer characteristics are
given below.
Output capability: standard
ICC category: SSI
Notes to HCT types
The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications.
To determine ICC per input, multiply this value by the unit load coefficient shown in the table below.
Transfer characteristics for 74HCT
Voltages are referenced to GND (ground = 0 V)
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr=t
f= 6 ns; CL= 50 pF
INPUT UNIT LOAD COEFFICIENT
nA, nB 0.3
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT VCC
(V) WAVEFORMS
+25 40 to +85 40 to +125
min. typ. max. min. max. min. max.
VT+positive-going threshold 1.2 1.41 1.9 1.2 1.9 1.2 1.9 V 4.5 Figs 6 and 7
1.4 1.59 2.1 1.4 2.1 1.4 2.1 5.5
VTnegative-going threshold 0.5 0.85 1.2 0.5 1.2 0.5 1.2 V 4.5 Figs 6 and 7
0.6 0.99 1.4 0.6 1.4 0.6 1.4 5.5
VHhysteresis (VT+VT) 0.4 0.56 0.4 0.4 V 4.5 Figs 6 and 7
0.4 0.60 0.4 0.4 5.5
SYMBOL PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HCT VCC
(V) WAVEFORMS
+25 40 to +85 40 to +125
min. typ. max. min. max. min. max.
tPHL/ tPLH propagation delay
nA, nB to nY 20 33 41 50 ns 4.5 Fig.13
tTHL/ tTLH output transition time 7 15 19 22 ns 4.5 Fig.13
September 1993 6
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
TRANSFER CHARACTERISTIC WAVEFORMS
Fig.6 Transfer characteristic.
Fig.7 Waveforms showing the definition of VT+,
VT and VH; where VT+ and VT are between
limits of 20% and 70%.
Fig.8 Typical HC transfer characteristics;
VCC = 2 V. Fig.9 Typical HC transfer characteristics;
VCC = 4.5 V.
Fig.10 Typical HC transfer characteristics;
VCC = 6 V. Fig.11 Typical HCT transfer characteristics;
VCC = 4.5 V.
September 1993 7
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
AC WAVEFORMS
Fig.12 Typical HCT transfer characteristics; VCC = 5.5 V.
Fig.13 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.
(1) HC : VM= 50%; VI= GND to VCC.
HCT: VM= 1.3 V; VI= GND to 3 V.
September 1993 8
Philips Semiconductors Product specification
Quad 2-input NAND Schmitt trigger 74HC/HCT132
Application information
The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:
Pad =f
i×(tr×ICCa +tf× ICCa)×VCC.
Where:
Average ICCa differs with positive or negative input transitions, as shown in Figs 14 and 15.
Pad
fi
tr
tf
ICCa
= additional power dissipation (µW)
= input frequency (MHz)
= input rise time (ns); 10% 90%
= input fall time (ns); 10% 90%
= average additional supply current (µA)
Fig.14 Average ICC for HC Schmitt trigger devices;
linear change of Vi between 0.1 VCC to
0.9 VCC.
Fig.15 Average ICC for HCT Schmitt trigger
devices; linear change of Vi between
0.1 VCC to 0.9 VCC.
HC/HCT132 used in a relaxation oscillator circuit, see Fig.16.
Note to Application information
All values given are typical unless otherwise specified.
PACKAGE OUTLINES
See
“74HC/HCT/HCU/HCMOS Logic Package Outlines”
.
Fig.16 Relaxation oscillator using HC/HCT132.
HC:
HCT:
f1
T
--- 1
0.8RC
-----------------
=
f1
T
--- 1
0.67 RC
----------------------
=
Philips Semiconductors - PIP - 74HC/HCT132; Quad 2-input NAND Schmitt trigger
Philips Semiconductors Home
Product
catalog
Buy
online
MySemiconductors
Contact
Products
MultiMarket
Semiconductors
Product Selector
Catalog by
Function
Catalog by
System
Cross-reference
Packages
End of Life
information
Distributors Go
Here!
Models
SoC solutions
Product Information
74HC/HCT132;
Quad 2-input NAND
Schmitt trigger
Information as of 2003-04-22
My.Semiconductors.COM.
Your personal service from
Philips Semiconductors.
Please register now !
Stay informed
Use right mouse button to
download datasheet
Download datasheet
General description Features Applications Datasheet
Block diagram Buy online Support & tools Email/translate
Products & packages Parametrics Similar products
top
General description
The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL).
They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of
transforming slowly changing input signals into sharply defined, jitter-free output signals.
The gate switches at different points for positive and negative-going signals. The difference between the positive
Voltage VT+ and the negative Voltage VT- is defined as the hysteresis Voltage VH.
top
Features
Output capability: standard
ICC category: SSI
top
Datasheet
Type number Title Publication release
date Datasheet status Page
count File size
(kB) Datasheet
74HC/HCT132 Quad 2-input
NAND
Schmitt
trigger
9/1/1993 Product specification 8 69
Download
PDF
File
Download
Additional datasheet info
To complete the device datasheet with package and family information, also download the following PDF files. The
"Logic Package Information" document is required to determine in which package(s) this device is available.
Document Description
1
Download
PDF
HCT_FAMILY_SPECIFICATIONS HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic
Family Specifications
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC132N.html (1 of 4) [Apr-29-2003 10:16:56 AM]
Submit Query
Philips Semiconductors - PIP - 74HC/HCT132; Quad 2-input NAND Schmitt trigger
File
2
Download
PDF
File
HCT_PACKAGE_INFO HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package
Information
3
Download
PDF
File
HCT_PACKAGE_OUTLINES HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic
Package Outlines
top
Parametrics
Type number Package Description Propagation
Delay(ns) Voltage No.
of
Pins
Power
Dissipation
Considerations
Logic
Switching
Levels
Output
Drive
Capability
74HC132D SOT108-1
(SO14)
Quad 2-
Input NAND
Schmitt-
Trigger
15 5 Volts
+14 Low Power or
Battery
Applications CMOS Low
74HC132DB SOT337-1
(SSOP14)
Quad 2-
Input NAND
Schmitt-
Trigger
15 5 Volts
+14 Low Power or
Battery
Applications CMOS Low
74HC132N SOT27-1
(DIP14)
Quad 2-
Input NAND
Schmitt-
Trigger
15 5 Volts
+14 Low Power or
Battery
Applications CMOS Low
74HC132PW SOT402-1
(TSSOP14)
Quad 2-
Input NAND
Schmitt-
Trigger
15 5 Volts
+14 Low Power or
Battery
Applications CMOS Low
74HCT132D SOT108-1
(SO14)
Quad 2-
Input NAND
Schmitt-
Trigger;
TTL
Enabled
15 5 Volts
+14 Low Power or
Battery
Applications TTL Low
74HCT132DB SOT337-1
(SSOP14)
Quad 2-
Input NAND
Schmitt-
Trigger;
TTL
Enabled
15 5 Volts
+14 Low Power or
Battery
Applications TTL Low
74HCT132N SOT27-1
(DIP14)
Quad 2-
Input NAND
Schmitt-
Trigger;
TTL
Enabled
15 5 Volts
+14 Low Power or
Battery
Applications TTL Low
74HCT132PW SOT402-1
(TSSOP14)
Quad 2-
Input NAND
Schmitt-
Trigger;
TTL
Enabled
15 5 Volts
+14 Low Power or
Battery
Applications TTL Low
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC132N.html (2 of 4) [Apr-29-2003 10:16:56 AM]
Philips Semiconductors - PIP - 74HC/HCT132; Quad 2-input NAND Schmitt trigger
top
Products, packages, availability and ordering
Type number North
American type
number
Ordering code
(12NC) Marking/Packing
Download
PDF
File
Discretes
packing info
Package Device status Buy online
74HC132D 74HC132D 9337 141 30652 Standard Marking
* Bulk Pack,
CECC
SOT108-1
(SO14) Full production
-
74HC132D-T 9337 141 30653 Standard Marking
* Reel Pack,
SMD, 13", CECC
SOT108-1
(SO14) Full production
-
74HC132DB 74HC132DB 9351 714 40112 Standard Marking
* Bulk Pack SOT337-1
(SSOP14) Full production
-
74HC132DB-
T 9351 714 40118 Standard Marking
* Reel Pack,
SMD, 13"
SOT337-1
(SSOP14) Full production
-
74HC132N 74HC132N 9336 690 30652 Standard Marking
* Bulk Pack,
CECC
SOT27-1
(DIP14) Full production
-
74HC132PW 74HC132PW 9351 858 00112 Standard Marking
* Bulk Pack
SOT402-1
(TSSOP14)
Full production
-
74HC132PW-
T 9351 858 00118 Standard Marking
* Reel Pack,
SMD, 13"
SOT402-1
(TSSOP14)
Full production
-
74HCT132D 74HCT132D 9337 141 40652 Standard Marking
* Bulk Pack,
CECC
SOT108-1
(SO14) Full production
-
74HCT132D-
T 9337 141 40653 Standard Marking
* Reel Pack,
SMD, 13", CECC
SOT108-1
(SO14) Full production
-
74HCT132DB 74HCT132DB 9351 873 00112 Standard Marking
* Bulk Pack SOT337-1
(SSOP14) Full production
-
74HCT132DB-
T 9351 873 00118 Standard Marking
* Reel Pack,
SMD, 13"
SOT337-1
(SSOP14) Full production
-
74HCT132N 74HCT132N 9336 691 50652 Standard Marking
* Bulk Pack,
CECC
SOT27-1
(DIP14) Full production
-
74HCT132PW 74HCT132PW 9351 873 10112 Standard Marking
* Bulk Pack
SOT402-1
(TSSOP14)
Full production
-
74HCT132PW-
T 9351 873 10118 Standard Marking
* Reel Pack,
SMD, 13"
SOT402-1
(TSSOP14)
Full production
-
Products in the above table are all in production. Some variants are discontinued; click here for information on these
variants.
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC132N.html (3 of 4) [Apr-29-2003 10:16:56 AM]
Philips Semiconductors - PIP - 74HC/HCT132; Quad 2-input NAND Schmitt trigger
top
Similar products
Products
similar
to
74HC/HCT132
74HC/HCT132 links to the similar products page containing an overview of products that are similar in
function or related to the type number(s) as listed on this page. The similar products page includes products from the
same catalog tree(s), relevant selection guides and products from the same functional category.
top
Support & tools
Download
PDF
File
HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications(date 01-Mar-98)
Download
PDF
File
HC/T User Guide(date 01-Nov-97)
top
Email/translate this product information
Email this product information.
Translate this product information page from English to:
The English language is the official language used at the semiconductors.philips.com website and webpages. All
translations on this website are created through the use of Google Language Tools and are provided for convenience
purposes only. No rights can be derived from any translation on this website.
About this Web Site
| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |
| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC132N.html (4 of 4) [Apr-29-2003 10:16:56 AM]
French
Translate