Micrel, Inc. PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX Precision Edge(R) SY89837U (R) Precision Edge SY89837U FEATURES Selects between two clocks, and provides 8 precision, low skew LVPECL output copies Guaranteed AC performance over temperature and supply voltage: Wide operating frequency: 1kHz to >1.5GHz * <975ps in-to-out tpd * <180ps tr/tf * <40ps output-to-output skew Unique input isolation design minimizes crosstalk Ultra-low jitter design: Precision Edge(R) DESCRIPTION The SY89837U is a low jitter, low skew, high-speed 1:8 fanout buffer with a unique, 2:1 differential input multiplexer (MUX) optimized for clock redundant switchover applications. Unlike standard multiplexers, the SY89837U unique 2:1 runt pulse eliminator (RPE) input MUX prevents any short cycles or "runt" pulses during switchover. In addition, a unique fail-safe input protection prevents metastable conditions when the selected input clock fails to a static DC differential voltage (differential input voltage drops below 200mV). The SY89837U distributes clock frequencies from 1kHz to 1.5GHz, guaranteed, over temperature and voltage. The differential input includes Micrel's unique, 3-pin input termination architecture that allows customers to interface to any differential signal (AC- or DC-coupled) as small as 200mV without any level shifting or termination resistor networks in the signal path. The outputs are 800mV, 100k compatible LVPECL with fast rise/fall times guaranteed to be less than 200ps. The SY89837U operates from a +2.5V 5% or +3.3V 10% supply and is guaranteed over the full industrial temperature range of -40C to +85C. The SY89837U is part of Micrel's high-speed, Precision Edge(R) product line. All support documentation can be found on Micrel's web site at: www.micrel.com. * <1psrms random jitter * <1psrms cycle-to-cycle jitter * <10pspp total jitter (clock) * <0.7psrms MUX crosstalk induced jitter Unique input termination and VT pin accepts DC- or AC-coupled inputs (CML, PECL, LVDS) 800mV LVPECL output swing Power supply +2.5V 5% or +3.3V 10% -40C to +85C industrial temperature range Available in 32-pin (5mm x 5mm) MLF(R) package APPLICATIONS Redundant clock distribution Fail-safe clock protection Precision Edge is a registered trademark of Micrel, Inc. MicroLeadFrame and MLF are registered trademarks of Amkor Technology, Inc. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 1 Rev.: F Amendment: /0 Issue Date: June 2010 Precision Edge(R) SY89837U Micrel, Inc. TYPICAL APPLICATIONS CIRCUIT Figure 1. Simplified Example Illustrating Runt Pulse Eliminator (RPE) Circuit When Primary Clock Fails TRUTH TABLE Inputs Outputs IN0 /IN0 IN1 /IN1 SEL Q /Q 0 1 X X 0 0 1 1 0 X X 0 1 0 X X 0 1 1 0 1 X X 1 0 1 1 0 M9999-060410 hbwhelp@micrel.com or (408) 955-1690 2 Precision Edge(R) SY89837U Micrel, Inc. PACKAGE/ORDERING INFORMATION Ordering Information(1) 32-Pin MLF(R) (MLF-32) Part Number Package Type Operating Range Package Marking Lead Finish SY89837UMI MLF-32 Industrial SY89837U Sn-Pb SY89837UMITR(2) MLF-32 Industrial SY89837U Sn-Pb SY89837UMG(3) MLF-32 Industrial SY89837U with Pb-Free Pb-Free bar-line indicator NiduAu SY89837UMGTR(2, 3) MLF-32 Industrial SY89837U with Pb-Free Pb-Free bar-line indicator NiduAu Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package is recommended for new designs. PIN DESCRIPTION Pin Number Pin Name Pin Function 1, 3, 6, 8 IN0, /IN0, IN1, /IN1 Differential Inputs: These input pairs are the differential signal inputs to the device. These inputs accept AC- or DC-coupled signals as small as 200mV. Each pin of a pair internally terminates to a VT pin through 50. Please refer to the "Input Interface Applications" section for more details. 2, 7 VT0, VT1 Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT0 and VT1 pins provide a center-tap to a termination network for maximum interface flexibility. See the "Input Interface Applications" section for more details. 31 SEL 9, 19, 22, 32 VCC 30, 28, 26, 24, Q0 - Q7, 18, 16, 14, 12, /Q0 - /Q7 29, 27, 25, 23, 17, 15, 13, 11 20,21 GND, Exposed Pad 10 CAP 4,5 VREF-AC0 VREF-AC1 This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. This input is internally connected to a 25k pull-up resistor and will default to a logic HIGH state if left open. Positive power supply. Bypass with 0.1F0.01F low ESR capacitors as close to the pins as possible. Differential Outputs: These LVPECL output pairs are the outputs of the device. They are a logic function of the IN0, IN1, and SEL inputs. Please refer to the truth table for details. Unused output pairs may be left open. Ground. Ground and exposed pad to be tied together to most negative potential of chip. Power-On Reset (POR) Initialization Capacitor. When using the multiplexer with RPE capability, this pin is tied to a capacitor to VCC. The purpose is to ensure the internal RPE logic starts up in a known state. If this pin is tied to VCC, the RPE function will be disabled and the multiplexer will function as a normal multiplexer. See "Application" section for more details. The CAP pin should never be left open. Reference Voltage: These outputs bias to VCC - 1.2V. They are used for AC-coupling inputs (IN,/IN). Connect VREF_AC directly to the VT pin. Bypass with 0.01F low ESR capacitor to VCC. See "Input Interface Applications" section. Maximum sink/source current is 1.5mA. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 3 Precision Edge(R) SY89837U Micrel, Inc. DETAILED FUNCTIONAL DESCRIPTION RPE MUX and Fail-Safe Input The SY89837U is optimized for clock switchover applications where switching from one clock to another clock without runt pulses (short cycles) is required. It features two unique circuits: RPE and FSI Functionality The basic operation of the RPE MUX and FSI functionality is described with the following four case descriptions. All descriptions are related to the true inputs and outputs. The primary (or selected) clock is called CLK1, the secondary (or alternate) clock is called CLK2. Due to the totally asynchronous relation of the IN and SEL signals and an additional internal protection against metastability, the number of pulses required for the operations described in cases 1 through 4 can vary within certain limits. Refer to "Timing Diagrams" and "Applications" section for detailed information. 1. Runt-Pulse Eliminator (RPE) Circuit The RPE MUX provides a "glitchless" switchover between two clocks and prevents any runt pulses from occurring during the switchover transition. The design of both clock inputs is identical (i.e., the switchover sequence and protection is symmetrical for both input pair, IN0 or IN1. Thus, either input pair may be defined as the primary input). If not required, the RPE function can be permanently disabled to allow the switchover between inputs to occur immediately. For more detail on how to disable the RPE function within the MUX, see the "Power-On Reset (POR)" section. Case #1 Two Normal Clocks and RPE Enabled. In this case the frequency difference between the two running clocks IN0 and IN1 must not be greater than 1.5:1. For example, if the IN0 clock is 500MHz, the IN1 clock must be within the range of 334MHz to 750MHz. If the SEL input changes state to select the alternate clock, the switchover from CLK1 to CLK2 will occur in three stages: * Stage 1: The output will continue to follow CLK1 for a limited number of pulses. * Stage 2: The output will remain LOW for a limited number of pulses of CLK2. * Stage 3: The output follows CLK2. 2. Fail-Safe Input (FSI) Circuit The FSI function provides protection against a selected input pair that drops below the minimum amplitude requirement. If the selected input pair drops sufficiently below the 200mV minimum single-ended input amplitude limit (VIN), or 400mV differentially (Vdiff_IN), the output will latch to the last valid clock state. Figure 2. Timing Diagram 1 M9999-060410 hbwhelp@micrel.com or (408) 955-1690 4 Precision Edge(R) SY89837U Micrel, Inc. * Stage 1: The output will remain HIGH for a limited number of pulses of CLK2. * Stage 2: The output will switch to LOW and then remain LOW for a limited number of falling edges of CLK2. * Stage 3: The output will follow CLK2. Case #2 Input Clock Failure: Switching from a selected clock stuck HIGH to a valid clock (RPE enabled). If CLK1 fails HIGH before the RPE MUX selects CLK2 (using the SEL pin), the switchover will occur in three stages: Note: Figure 3. Timing Diagram 2(1) 1. Output shows extended clock cycle during switchover. Pulse width for both high and low of this cycle will always be greater than 50% of the CLK2 period. * Stage 1: The output will remain LOW for a limited number of falling edges of CLK2. * Stage 2: The output will follow CLK2. Case #3 Input Clock Failure: Switching from a selected clock stuck LOW to a valid clock (RPE enabled). If CLK1 fails LOW before the RPE MUX selects CLK2 (using the SEL pin), the switchover will occur in two stages. Figure 4. Timing Diagram 3 M9999-060410 hbwhelp@micrel.com or (408) 955-1690 5 Precision Edge(R) SY89837U Micrel, Inc. If CLK1 fails to an undetermined state (e.g., amplitude falls below the 200mV (VIN) minimum single-ended input limit, or 400mV differentially) before the RPE MUX selects CLK2 (using the SEL pin), the switchover to the valid clock CLK2 will occur either following Case #2 or Case #3, depending upon the last valid state at the CLK1. Case #4 Input Clock Failure: Switching from the selected clock input stuck in an undetermined state to a valid clock input (RPE enabled). Figure 5. Timing Diagram 4 If the selected input clock fails to a floating, static, or extremely low signal swing, including 0mV, the FSI function will eliminate any metastable condition and guarantee a stable output signal. No ringing and no undetermined state will occur at the output under these conditions. Please note that the FSI function will not prevent duty cycle distortions or runt pulses in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend upon rise and fall time of the input signal and on its amplitude. Refer to "Operation Characteristics" for detailed information. POWER-ON RESET (POR) DESCRIPTION The SY89837U includes an internal power-on reset (POR) function to ensure the RPE logic starts-up in a known logic state once the power-supply voltage is stable. An external capacitor connected between VCC and the CAP pin (pin 10) controls the delay for the power-on reset function. Calculation of the required capacitor value is based on the time the system power supply needs to power up to a minimum of 2.3V. The time constant for the internal poweron-reset must be greater than the time required for the power supply to ramp up to a minimum of 2.3V. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 The following term describes this relationship: tdPS(ms) C (F ) > 12(ms/F) As an example, if the time required for the system power supply to power up past 2.3V is 12ms, the required capacitor value on pin 10 would: 12ms C (F ) > 12(ms/F) C > 1 F 6 Precision Edge(R) SY89837U Micrel, Inc. Absolute Maximum Ratings(1) Operating Ratings(2) Supply Voltage (VCC).....................................-0.5V to +4.0V Input Volage (VIN).............................................-0.5V to VCC LVPECL Output Current (IOUT) Continuous.............................................................................. 50mA Surge. ..................................................................................... 100mA Termination Current(3) Source or sink current on VT....................................... 100mA Lead Temperature (soldering, 20 sec.)....................... 260C Storage Temperature (TS)......................... -65C to +150C Supply Voltage (VCC)............................ +2.375V to +2.625V . ............................................................ +3.0V to +3.6V Ambient Temperature (TA)........................... -40C to +85C Package Thermal Resistance(4) MLF(R) (JA) Stll-Air.............................................................................. 35C/W MLF(R) (JB) Junction-to-board. ....................................................... 16C/W DC ELECTRICAL CHARACTERISTICS(5) TA = -40C to +85C; unless noted. Symbol Parameter VCC Power Supply Condition Min Typ Max Units 2.5V nominal 2.375 2.625 V 3.3V nominal 3.0 3.6 V ICC No load, max. VCC 115 160 mA 45 50 55 100 110 VCC V VCC V 200 mV RIN Power Supply Current Input Resistance (IN-to-VT) RDIFF_IN Differential Input Resistance (IN-to-/IN) 90 VIH Input High Voltage (IN-to-/IN) 1.2 Input Low Voltage (IN-to-/IN) 0 VIL 1a.(6) VIN Input Voltage Swing (IN-to-/IN) See Figure VDIFF_IN Differential Input Voltage Swing |IN-/IN| See Figure 1b. VIN_LOS Input Voltage Swing when signal is lost VT_IN IN-to-VT (IN-to-/IN) VREF_AC Output Reference Voltage (VREF-AC) 0.2 VIH-0.2 0.4 100 1.8 VCC-1.3 VCC-1.2 VCC-1.1 V V V V Notes: 1. Permanent device damage may occur if ratings in the "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. Due to the limited drive capability use for input of the same package only. 4. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. yJB uses a 4-layer qJA in still air unless otherwise stated. 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. 6. VIN (max.) is specified when VT is floating. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 7 Precision Edge(R) SY89837U Micrel, Inc. LVPECL OUTPUTS DC ELECTRICAL CHARACTERISTICS(7) VCC = +2.5V 5% or +3.3V 10%; RL = 50 to VCC-2V; TA = -40C to +85C, unless noted. Symbol Parameter Max Units VOH Output HIGH Voltage Q, /Q Condition VCC-1.145 Min Typ VCC-0.895 V VOL Output LOW Voltage Q, /Q VCC-1.945 VCC-1.695 V VOUT Output Voltage Swing Q, /Q See Figure 1a. 500 800 mV VDIFF_OUT Differential Output Voltage Swing Q, /Q See Figure 1b. 1100 1600 mV Min Typ LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS(7) VCC = +2.5V 5% or +3.3V 10%; RL = 50 to VCC-2V; TA = -40C to +85C, unless noted. Symbol Parameter VIH Input HIGH Voltage Input LOW Voltage 0.8 V IIH Input HIGH Current -125 30 A Input LOW Current -300 A VIL IIL Condition Notes: 7. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 Max 2.0 8 Units V Precision Edge(R) SY89837U Micrel, Inc. AC ELECTRICAL CHARACTERISTICS(8) VCC = +2.5V 5% or +3.3V 10%; TA = -40C to +85C; unless noted. Symbol Parameter Condition Min Typ fMAX Maximum Operating Frequency RPE enabled 1.5 2.0 tr, tf (IN) = 300ps (20% to 80%), Note 9 525 700 tpd Differential Propagation Delay IN-to-Q SEL-to-Q SEL-to-Q Max Units GHz 975 ps RPE enabled, see Timing Diagram. 17 cycles RPE disabled (VIN = VCC/2) 1000 ps tpd tempco Differential Propagation Delay Temperature Coefficient tSKEW Output-to-output Skew Note 10 20 40 ps Part-to-part Skew Note 11 200 ps tJITTER Clock 1 0.7 psRMS psRMS 180 ps Random Jitter (RJ) Crosstalk-Induced Jitter t r, tf Output Rise/Fall Time (20% to 80%) 115 Note 12 Note 13 At full output swing. 70 120 fs/C Notes: 8. High-frequency AC-parameters are guaranteed by design and characterization. 9. Propagation delay is a function of rise and fall time at IN. See "Operation Characteristics" for more details. 10. Output-to-output skew is measured between two different outputs under identical transitions. 11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. 12. Random jitter is measured with a K28.7 character pattern, measured at <fMAX. 13. Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs. SINGLE-ENDED AND DIFFERENTIAL SWINGS Figure 1a. Simplified Differential Input Swing M9999-060410 hbwhelp@micrel.com or (408) 955-1690 Figure 1b. Simplified LVPECL Output Swing 9 Precision Edge(R) SY89837U Micrel, Inc. OPERATING CHARACTERISTICS 1000 Propagation Delay Variation vs. Input Rise/Fall Time 1000 tpd (max) 900 800 700 700 tpd (min) 600 600 500 500 400 400 300 V IN = 200mV 100 0 200 PK 100 200 300 400 500 INPUT RISE/FALL TIME (ps) 0 600 0 PK 100 200 300 400 500 INPUT RISE/FALL TIME (ps) 600 Output Swing vs. Frequency 800 750 tpd (max) 800 V IN = 400mV 100 Propagation Delay Variation vs. Input Rise/Fall Time 900 700 700 600 650 tpd (min) 500 600 400 550 300 200 V IN = 800mV 100 0 tpd (min) 300 200 1000 tpd (max) 900 800 0 Propagation Delay Variation vs. Input Rise/Fall Time 0 500 PK 100 200 300 400 500 INPUT RISE/FALL TIME (ps) M9999-060410 hbwhelp@micrel.com or (408) 955-1690 450 400 600 10 0 500 1000 1500 2000 2500 3000 FREQUENCY (MHz) Precision Edge(R) SY89837U Micrel, Inc. OPERATING CHARACTERISTICS (continued) M9999-060410 hbwhelp@micrel.com or (408) 955-1690 11 Precision Edge(R) SY89837U Micrel, Inc. INPUT AND OUTPUT STAGES Figure 2a. Simplified Differential Input Stage Figure 2b. Simplified LVPECL Output Stage INPUT INTERFACE APPLICATIONS Option: may connect V T to VCC. Figure 3a. LVPECL Interface (DC-Coupled) Figure 3d. CML Interface (AC-Coupled) M9999-060410 hbwhelp@micrel.com or (408) 955-1690 Figure 3b. LVPECL Interface (AC-Coupled) Figure 3e. LVDS Interface 12 Figure 3c. CML Interface (DC-Coupled) Precision Edge(R) SY89837U Micrel, Inc. LVPECL OUTPUT INTERFACE APPLICATIONS Figure 4b. Parallel Termination (3-Resistors) Figure 4a. Parallel Thevenin-Equivalent Termination RELATED PRODUCT AND SUPPORT DOCUMENTATION Part Number HBW Solutions Function Data Sheet Link MLF(R) Application www.amkor.com/product/notes_papers/MLFAppNote.pdf www.micrel.com/product-info/products/solutions.shtml Note New Products and Applications M9999-060410 hbwhelp@micrel.com or (408) 955-1690 13 Precision Edge(R) SY89837U Micrel, Inc. 32-PIN MicroLeadFrame(R) (MLF-32) PCB Thermal Consideration for 32-Pin MLF(R) Package Package Notes: 1. Package meets Level 2 Moisture Sensitivity Classification. 2. All parts are dry-packaged before shipment. 3. Exposed pads must be soldered to a ground for proper thermal management. MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA tel + 1 (408) 944-0800 fax + 1 (408) 474-1000 web http://www.micrel.com The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. (c) 2005 Micrel, Incorporated. M9999-060410 hbwhelp@micrel.com or (408) 955-1690 14