2017-2019 Microchip Technology Inc. DS20005604C-page 1
MIC4606
Features
5.5V to 16V Gate Drive Supply Voltage Range
Advanced Adaptive Dead Time
Intelligent Shoot-Through Protection
MIC4606-1: 4 Independent TTL Inputs
MIC4606-2: 2 PWM Inputs
Enable Input for On/Off Control
On-Chip Bootstrap Diodes
Fast 35 ns Propagation Times
Drives 1000 pF Load with 20 ns Rise and Fall
Times
Low Power Consumption: 235 µA Total Quiescent
Current
Separate High- and Low-Side Undervoltage
Protection
–40°C to +125°C Junction Temperature Range
Applications
Full-Bridge Motor Drives
Power Inverters
High Voltage Step-Down Regulators
Distributed Power Systems
Stepper Motors
General Description
The MIC4606 is an 85V full-bridge MOSFET driver that
features adaptive dead time and shoot-through
protection. The adaptive dead time circuitry actively
monitors both sides of the full-bridge to minimize the
time between high-side and low-side MOSFET
transitions, thus maximizing power efficiency. Anti
shoot-through circuitry prevents erroneous inputs and
noise from turning both MOSFETs of each side of the
bridge on at the same time.
The MIC4606 also offers a wide 5.5V to 16V operating
supply range to maximize system efficiency. The low
5.5V operating voltage allows longer run times in
battery-powered applications. Additionally, the
MIC4606’s adjustable gate drive sets the gate drive
voltage to VDD for optimal MOSFET RDS(ON), which
minimizes power loss due to the MOSFET’s RDS(ON).
The MC4606-1 features four independent inputs while
the MIC4606-2 utilizes two PWM inputs, one for each
side of the H-bridge. The MIC4606-1 and MIC4606-2
are available in a 16-pin 4 mm x 4 mm QFN and a
16-pin 4 mm x 5 mm TSSOP package with an
operating temperature range of –40°C to +125°C.
Typical Application Circuit
MIC4606
4x4 QFN
(12V Motor Drive Configuration)
VDD
AHB
AHO
AHS
ALO
VSS
ALI
AHI
μC
12VDC
EN
M
BHB BHO BHS
BLO
BLI
BHI
MIC4606-1
FULL-BRIDGE
DRIVER
Q1
I/O
I/O
J2
COMMUNICATIONS
FWD
REV
VDD
J1
POWER
MIC5283
LDO
12V TO 3.3V
3.3VDC
DC MOTOR
12V 140mA
VSS
I/O
I/O
I/O
I/O
Q2
Q3 Q4
fS=20kHz
85V Full-Bridge MOSFET Drivers with Adaptive Dead Time and
Shoot-Through Protection
MIC4606
DS20005604C-page 2 2017-2019 Microchip Technology Inc.
Package Types
Note: See Table 4-1 through Ta bl e 4 - 4 for pin descriptions.
MIC4606-1
16-Pin QFN
4mm x 4mm
MIC4606-1
16-pin TSSOP
4mm x 5mm
MIC4606-2
16-pin TSSOP
4mm x 5mm
MIC4606-2
16-Pin QFN
4 mm x 4 mm
2
3
4
1
6
7
8
5
11
10
9
12
15
14
13
16
AHB
NC
AHS
AHO
BHI
BHB
VSS
BHS
EN
BLO
BHO
ALO AHI
ALI
BLI
VDD
EP
2
3
4
1
6
7
8
5
11
10
9
12
15
14
13
16
AHB
NC
AHS
AHO
BPWM
BHB
VSS
BHS
EN
BLO
BHO
ALO APWM
NC
NC
VDD
EP
ALI
BLI
BHB
EN
1
NC
2
3
4
5
6
7
16
15
14
13
12
11
10
BHI
AHI
VDD
VSS
BHO
BHS
AHS
BLO
ALO
8 9
AHB AHO
NC
BHB
EN
1
NC
2
3
4
5
6
7
16
15
14
13
12
11
10
BPWM
APWM
VSS
BHO
BHS
AHS
BLO
ALO
8 9
AHB AHO
NC VDD
2017-2019 Microchip Technology Inc. DS20005604C-page 3
MIC4606
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings † (Note 1)
Supply Voltage (VDD, VxHB – VxHS)............................................................................................................ –0.3V to +18V
Input Voltage (VxLI, VxHI, VEN) ............................................................................................................–0.3V to VDD +0.3V
Voltage on xLO (VxLO) .......................................................................................................................–0.3V to VDD +0.3V
Voltage on xHO (VxHO) ..............................................................................................................VHS – 0.3V to VHB +0.3V
Voltage on xHS (Continuous)....................................................................................................................... –0.3V to 90V
Voltage on xHB .........................................................................................................................................................108V
Average Current in VDD to HB Diode ................................................................................................................... 100 mA
ESD Protection On All Pins (Note 2)............................................................................................±1 kV HBM, ±200V MM
Operating Ratings ††
Supply Voltage (VDD) [decreasing VDD] ................................................................................................... +5.25V to +16V
Supply Voltage (VDD) [increasing VDD] ...................................................................................................... +5.5V to +16V
Enable Voltage (VEN) ........................................................................................................................................ 0V to VDD
Voltage on xHS .......................................................................................................................................... –0.3V to +85V
Voltage on xHS (repetitive transient < 1 µs).................................................................................................. –1V to +90V
HS Slew Rate........................................................................................................................................................ 50 V/ns
Voltage on xHB ............................................................................................................................................... VHS to VDD
and/or .................................................................................................................................. VDD –1V to VDD +85V
Notice: Exceeding the absolute maximum ratings may damage the device.
†† Notice: The device is not guaranteed to function outside its operating ratings.
Note 1: “x” in front of a pin name refers to either A or B. (e.g. xHI can be either AHI or BHI).
2: Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5 k in series
with 100 pF.
ELECTRICAL CHARACTERISTICS
Electrical Characteristics: Unless otherwise indicated, VDD = VxHB = 12V; VEN = 5V; VSS = VxHS = 0V; No load on
xLO or xHO; TA = +25°C. Bold values indicate –40°C TJ +125°C. Note 1, Note 2.
Parameters Symbol Min. Typ. Max. Units Conditions
Supply Current
VDD Quiescent Current IDD 200 350 µA xLI = xHI = 0V
VDD Shutdown Current IDDSH
—2.5 5
µA
EN = 0V with xHS = floating
—40100 EN = 0V, xLI, xHI = 12V or
0V
VDD Operating Current IDDO —0.350.5 mA fS = 20 kHz
Total xHB Quiescent
Current IHB —35 75 µA xLI = xHI = 0V or xLI = 0V
and xHI =5V
Note 1: Specification for packaged product only.
2: x in front of a pin name refers to either A or B. (e.g. xHI can be either AHI or BHI).
3: VIL(MAX) = maximum positive voltage applied to the input which will be accepted by the device as a logic
low.
VIH(MIN) = minimum positive voltage applied to the input which will be accepted by the device as a logic
high.
4: xLI/xHI mode with inputs non-overlapping, assumes xHS low before xLI goes high and xLO low before xHI
goes high.
5: PWM mode (MIC4606-2) or LI/HI mode (MIC4606-1) with overlapping xLI/xHI inputs.
MIC4606
DS20005604C-page 4 2017-2019 Microchip Technology Inc.
Total xHB Operating
Current IHBO —30400 AfS = 20 kHz
xHB to VSS Quiescent
Current IHBS —0. 5 5 µA VxHS = VxHB = 90V
xHB to VSS Operating
Current IHBSO —3 10 µA fS = 20 kHz
Input (TTL: xLI, xHI, EN) (Note 2, Note 3)
Low-Level Input Voltage VIL 0.8 V—
High-Level Input Voltage VIH 2.2 V—
Input Voltage Hysteresis VHYS 0.1 V—
Input Pull-Down
Resistance RI
100 300 500 kxHI/xLI inputs
50 150 250 kxPWM inputs
Undervoltage Protection
VDD Falling Threshold VDDR 4.0 4.4 4.9 V
VDD Threshold Hysteresis VDDH 0.25 V
xHB Falling Threshold VHBR 4.0 4.4 4.9 V
xHB Threshold Hysteresis VHBH 0.25 V
Bootstrap Diode
Low-Current Forward
Voltage VDL —0.40.70 VI
VDD-xHB = 100 µA
High-Current Forward
Voltage VDH
0.7 1.0 VI
VDD-xHB = 50 mA
Dynamic Resistance RD—35.0 IVDD-xHB = 50 mA
LO Gate Driver
Low-Level Output Voltage VOLL —0.30.6 VI
xLO = 50 mA
High-Level Output Voltage VOHL —0.51.0 VIxLO = 50 mA,
VOHL = VDD - VxLO
Peak Sink Current IOHL —1 AV
xLO = 0V
Peak Source Current IOLL —1 AV
xLO = 12V
HO Gate Driver
Low-Level Output Voltage VOLH —0.30.6 VI
xHO = 50 mA
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, VDD = VxHB = 12V; VEN = 5V; VSS = VxHS = 0V; No load on
xLO or xHO; TA = +25°C. Bold values indicate –40°C TJ +125°C. Note 1, Note 2.
Parameters Symbol Min. Typ. Max. Units Conditions
Note 1: Specification for packaged product only.
2: x in front of a pin name refers to either A or B. (e.g. xHI can be either AHI or BHI).
3: VIL(MAX) = maximum positive voltage applied to the input which will be accepted by the device as a logic
low.
VIH(MIN) = minimum positive voltage applied to the input which will be accepted by the device as a logic
high.
4: xLI/xHI mode with inputs non-overlapping, assumes xHS low before xLI goes high and xLO low before xHI
goes high.
5: PWM mode (MIC4606-2) or LI/HI mode (MIC4606-1) with overlapping xLI/xHI inputs.
2017-2019 Microchip Technology Inc. DS20005604C-page 5
MIC4606
High-Level Output Voltage VOHH —0.51.0 VIxHO = 50 mA,
VOHH = VxHB - VxHO
Peak Sink Current IOHH —1 AV
xHO = 0V
Peak Source Current IOLH —1 AV
xLO = 12V
Switching Specifications (Note 4)
Lower Turn-Off
Propagation Delay
(xLI Falling to xLO Falling)
tLPHL —35 75 ns
Upper Turn-Off
Propagation Delay
(xHI Falling to xHO
Falling)
tHPHL —35 75 ns
Lower Turn-On
Propagation Delay
(xLI Rising to xLO Rising)
tLPLH —35 75 ns
Upper Turn-On
Propagation Delay
(xHI Rising to xHO Rising)
tHPLH —35 75 ns
Output Rise/Fall Time tR/tF—20 nsC
L = 1000 pF
Output Rise/Fall Time (3V
to 9V) tR/tF—0.8 µsC
L = 0.1 µF
Minimum Input Pulse
Width that Changes the
Output
tPW —50 ns
Switching Specifications (Note 5)
Delay from xPWM High
(or xLI Low) to xLO Low tLOOFF —35 75 ns
xLO Output Voltage
Threshold for Low-Side
FET to be Considered Off
VLOOFF —1.9 V
Delay from xLO off to xHO
High tHOON —35 75 ns
Delay from xPWM Low (or
xHI Low) to xHO Low\ tHOOFF —35 75 ns
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, VDD = VxHB = 12V; VEN = 5V; VSS = VxHS = 0V; No load on
xLO or xHO; TA = +25°C. Bold values indicate –40°C TJ +125°C. Note 1, Note 2.
Parameters Symbol Min. Typ. Max. Units Conditions
Note 1: Specification for packaged product only.
2: x in front of a pin name refers to either A or B. (e.g. xHI can be either AHI or BHI).
3: VIL(MAX) = maximum positive voltage applied to the input which will be accepted by the device as a logic
low.
VIH(MIN) = minimum positive voltage applied to the input which will be accepted by the device as a logic
high.
4: xLI/xHI mode with inputs non-overlapping, assumes xHS low before xLI goes high and xLO low before xHI
goes high.
5: PWM mode (MIC4606-2) or LI/HI mode (MIC4606-1) with overlapping xLI/xHI inputs.
MIC4606
DS20005604C-page 6 2017-2019 Microchip Technology Inc.
Switch Node Voltage
Threshold Signaling xHO
is Off
VSWTH 12.2 4 V
Delay Between xHO FET
being considered Off to
xLO Turning On
tLOON —35 75 ns
For xHS Low/xLI High,
Delay from xPWM/xHI
Low to xLO High
tLOONHI —80150 ns
Force xLO On if VSWTH is
Not Detected tSWTO 100 250 500 ns
ELECTRICAL CHARACTERISTICS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, VDD = VxHB = 12V; VEN = 5V; VSS = VxHS = 0V; No load on
xLO or xHO; TA = +25°C. Bold values indicate –40°C TJ +125°C. Note 1, Note 2.
Parameters Symbol Min. Typ. Max. Units Conditions
Note 1: Specification for packaged product only.
2: x in front of a pin name refers to either A or B. (e.g. xHI can be either AHI or BHI).
3: VIL(MAX) = maximum positive voltage applied to the input which will be accepted by the device as a logic
low.
VIH(MIN) = minimum positive voltage applied to the input which will be accepted by the device as a logic
high.
4: xLI/xHI mode with inputs non-overlapping, assumes xHS low before xLI goes high and xLO low before xHI
goes high.
5: PWM mode (MIC4606-2) or LI/HI mode (MIC4606-1) with overlapping xLI/xHI inputs.
2017-2019 Microchip Technology Inc. DS20005604C-page 7
MIC4606
TEMPERATURE SPECIFICATIONS (Note 1)
Parameters Sym. Min. Typ. Max. Units Conditions
Temperature Ranges
Storage Temperature Range TS–60 +150 °C
Junction Operating Temperature TJ–40 +125 °C
Package Thermal Resistances
Thermal Resistance, QFN-16 Lead JA —51 °C/W
Thermal Resistance, TSSOP-16 Lead JA 97.5 °C/W
Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable
junction temperature and the thermal resistance from junction to air (i.e., TA, TJ, JA). Exceeding the
maximum allowable power dissipation will cause the device operating junction temperature to exceed the
maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.
MIC4606
DS20005604C-page 8 2017-2019 Microchip Technology Inc.
2.0 TIMING DIAGRAMS
2.1 Non-Overlapping LI/HI Input Mode
(MIC4606-1)
In LI/HI input mode, external xLI/xHI inputs are delayed
to the point that xHS is low before xLI is pulled high and
similarly xLO is low before xHI goes high.
xHO goes high with a high signal on xHI after a typical
delay of 35 ns (tHPLH). xHI going low drives xHO low
also with typical delay of 35 ns (tHPHL).
Likewise, xLI going high forces xLO high after typical
delay of 35 ns (tLPLH) and xLO follows low transition of
xLI after typical delay of 35 ns (tLPHL).
xHO and xLO output rise and fall times (tR/tF) are
typically 20 ns driving 1000 pF capacitive loads.
All propagation delays are measured from the 50%
voltage level and rise/fall times are measured 10% to
90%.
FIGURE 2-1: Separate Non-Overlapping
LI/HI Input Mode (MIC4606-1)
2.2 Overlapping LI/HI Input Mode
(MIC4606-1)
When xLI/xHI input high conditions overlap, xLO/xHO
output states are dominated by the first output to be
turned on. If xLI goes high (on) while xHO is high, xHO
stays high until xHI goes low. After a delay of tHOOFF
and when xHS < 2.2V, xLO goes high with a delay of
tLOON. If xHS never trip the aforementioned internal
comparator reference (2.2V), a falling xHI edge
delayed by a typical 250 ns will set “HS latch” allowing
xLO to go high.
If xHS falls very fast, xLO will be held low by a 35 ns
delay gated by HI going low. Conversely, xHI going
high (on) when xLO is high has no effect on outputs
until xLI is pulled low (off) and xLO falls to < 1.9V. Delay
from xLI going low to xLO falling is tLOOFF and delay
from xLO < 1.9V to xHO being on is tHOON.
FIGURE 2-2: Separate Overlapping LI/HI
Input Mode (MIC4606-1).
2.3 PWM Input Mode (MIC4606-2)
A low xPWM signal applied to the MIC4606-2 causes
the xHO to go low, typically to 35 ns (tHOOFF) after the
xPWM input goes low. At this point, the switch node
xHS, falls (1-2).
When the xHS reaches 2.2V (VSWTH), the external
high-side MOSFET is deemed off and the xLO goes
high, typically within 35 ns (tLOON) (3-4). The xHS
falling below 2.2V sets a latch that can only be reset by
the xPWM going high. This design prevents ringing on
xHS from causing an indeterminate xLO state. Should
xHS never trip the aforementioned internal comparator
reference (2.2V), a falling xPWM edge delayed by
250 ns will set “HS latch” allowing xLO to go high. An
80 ns delay gated by xPWM going low may determine
the time to xLO going high for fast falling HS designs.
xPWM going high forces xLO low in typically 35 ns
(tLOOFF) (5-6).
When xLO reaches 1.9V (VLOOFF), the low-side
MOSFET is deemed off and xHO is allowed to go high.
The delay between these two points is typically 35 ns
(tHOON) (7-8).
xHO and xLO output rise and fall times (tR/tF) are
typically 20 ns driving 1000 pF capacitive loads.
Note: All propagation delays are measured from the
50% voltage level and rise/fall times are measured
10% to 90%.
t
LPLH
t
R
t
LPHL
t
HPLH
t
HPHL
t
F
t
F
t
R
xHS
xHO
xLO
xHI
xLI
t
LOOFF
t
HOOFF
t
LOON
t
HOON
xHS
xHO
xLO
xHI
xLI
2.2V
(typ)
1.9V
(typ)
2017-2019 Microchip Technology Inc. DS20005604C-page 9
MIC4606
FIGURE 2-3: PWM Mode (MIC4606-2).
MIC4606
DS20005604C-page 10 2017-2019 Microchip Technology Inc.
3.0 TYPICAL PERFORMANCE CURVES
FIGURE 3-1: VDD Quiescent Current vs.
Input Voltage.
FIGURE 3-2: Shutdown Current vs. Input
Voltage.
FIGURE 3-3: VDD Operating Current vs.
Input Voltage.
FIGURE 3-4: VHB Operating Current vs.
Input Voltage.
FIGURE 3-5: Propagation Delay vs. Input
Voltage.
FIGURE 3-6: VDD Quiescent Current vs.
Temperature.
Note: The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
125
150
175
200
225
250
275
4 6 8 10121416
QUIESCENT CURRENT (μA)
INPUT VOLTAGE (V)
HS = 0V
T = 125°C
T = -40°C
T = 25°C
0
20
40
60
80
100
4 6 8 10 12 14 16
QUIESCENT CURRENT (μA)
INPUT VOLTAGE (V)
HS = 0V
T = 125°C
T = -40°C
T = 25°C
0
100
200
300
400
500
600
700
4 6 8 10 12 14 16
Freq = 20kHz
HS = 0V
T = 125°C
T = -40°C
T = 25°C
0
20
40
60
80
4 6 8 10121416
VHB OPERATING CURRENT (μA)
INPUT VOLTAGE (V)
FREQ = 20kHz
HS = 0V
VHB = VDD
T = -40°C
T = 125°C
T = 25°C
20
35
50
65
80
4 6 8 10 12 14 16
DELAY (ns)
INPUT VOLTAGE (V)
TAMB = 25°C
tHPLH
tHPHL
tLPLH
tLPHL
100
125
150
175
200
225
250
275
300
-50 -25 0 25 50 75 100 125
QUIESCENT CURRENT (μA)
TEMPERATURE (°C)
HS = 0V
VDD = 16V
VDD = 12V
VDD = 5.5V
2017-2019 Microchip Technology Inc. DS20005604C-page 11
MIC4606
FIGURE 3-7: Shutdown Current vs.
Temperature.
FIGURE 3-8: VDD Operating Current vs.
Temperature.
FIGURE 3-9: VHB Operating Current vs.
Temperature.
.
FIGURE 3-10: High Level Output
Resistance vs. Temperature.
FIGURE 3-11: Low Level Output
Resistance vs. Temperature.
FIGURE 3-12: UVLO Thresholds vs.
Temperature.
0
20
40
60
80
100
-50 -25 0 25 50 75 100 125
QUIESCENT CURRENT (μA)
TEMPERATURE (°C)
HS = 0V
VDD = 16V
VDD = 12V
VDD = 5.5V
100
200
300
400
500
600
700
-50 -25 0 25 50 75 100 125
VDD OPERATING CURRENT (μA)
TEMPERATURE (°C)
FREQ = 20kHz
HS = 0V
VDD = 16V
VDD = 12V
VDD = 5.5V
0
10
20
30
40
50
60
70
80
-50-250 255075100125
VHB OPERATING CURRENT (μA)
TEMPERATURE (°C)
FREQ = 20kHz
HS = 0V
VHB = 16V
VHB = 12V
VHB = 5.5V
0
2
4
6
8
10
-50 -25 0 25 50 75 100 125
VOHL , VOHH (Ω)
TEMPERATURE (°C)
VDD = 16V
VDD = 12V
VDD = 5.5V
HS = 0V
I
LO
, I
HO
= -50mA
0
2
4
6
8
10
-50 -25 0 25 50 75 100 125
VOLL , VOLH (Ω)
TEMPERATURE (°C)
HS = 0V
I
LO
, I
HO
= 50mA
VDD = 16V
VDD = 12V
VDD = 5.5V
4
4.2
4.4
4.6
4.8
5
-50 -25 0 25 50 75 100 125
UVLO (V)
TEMPERATURE (°C)
HS = 0V
VHB Rising
VDD Rising
VDD Falling
VHB Falling
MIC4606
DS20005604C-page 12 2017-2019 Microchip Technology Inc.
FIGURE 3-13: UVLO Hysteresis vs.
Temperature.
FIGURE 3-14: Propagation Delay vs.
Temperature.
FIGURE 3-15: Propagation Delay (PWM) vs.
Temperature.
FIGURE 3-16: VDD Operating Current vs.
Frequency.
FIGURE 3-17: VHB Operating Current vs.
Frequency.
FIGURE 3-18: Bootstrap Diode I–V
Characteristics.
0
0.1
0.2
0.3
0.4
0.5
0.6
-50-25 0 255075100125
HYSTERESIS (V)
TEMPERATURE (°C)
HS = 0V
VDD Hysteresis
VHB Hysteresis
20
30
40
50
60
-50 -25 0 25 50 75 100 125
DELAY (ns)
TEMPERATURE (°C)
MIC4606-1
VDD = VHB = 12V
HS = 0V
t
HPLH
tHPHL
t
LPLH
t
LPHL
0
40
80
120
160
200
240
280
320
360
400
-50-250 255075100125
DELAY (ns)
TEMPERATURE (°C)
MIC4606-2
VDD = VHB = 12V
HS = 0V
PWM Low to HO Low
PWM to LO Low
FORCE LO On
PWM Low-to-LO High
0
2
4
6
8
10
0 200 400 600 800 1000
VDD OPERATING CURRENT (mA)
FREQUENCY (kHz)
HS = 0V
VHB = VDD =12V
T = 125°C
T = -40°C
T = 25°C
0
0.5
1
1.5
2
2.5
0 200 400 600 800 1000
VHB OPERATING CURRENT (mA)
FREQUENCY (kHz)
HS = 0V
VHB = VDD = 12V
T = -40°C
T = 125°C
T = 25°C
0.1
1
10
100
1000
0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
FORWARD CURRENT (mA)
FORWARD VOLTAGE (V)
HS = 0V
T = 125°C
T = -40°C
T = 25°C
2017-2019 Microchip Technology Inc. DS20005604C-page 13
MIC4606
FIGURE 3-19: Bootstrap Diode Reverse
Current.
0.0001
0.001
0.01
0.1
1
10
100
0 102030405060708090100
REVERSE CURRENT (μA)
REVERSE VOLTAGE (V)
T = 125°C
T = 25°C
T = 85°C
HS = 0V
MIC4606
DS20005604C-page 14 2017-2019 Microchip Technology Inc.
4.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Tabl e 4- 1 through Table 4-4.
TABLE 4-1: MIC4606-1 QFN PIN FUNCTION TABLE
Pin
Number
MIC4606-1
4x4 QFN Description
1 NC No Connect
2AHB
Phase A high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and AHS. An on-chip bootstrap diode is
connected from VDD to AHB.
3 AHO Phase A high-side drive output. Connect to the external high-side power MOSFET gate.
4AHS
Phase A high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and AHB.
5 ALO Phase A low-side drive output. Connect to the external low-side power MOSFET gate.
6VDD
Input supply for gate drivers. Decouple this pin to VSS with a >1.0 µF capacitor.
7 VSS Driver reference supply input. Connect to the power ground of the external circuitry.
8 BLO Phase B low-side drive output. Connect to the external low-side power MOSFET gate.
9BHS
Phase B high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and BHB.
10 BHO Phase B high-side drive output. Connect to the external high-side power MOSFET gate.
11 BHB
Phase B high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and BHS. An on-chip bootstrap diode is
connected from VDD to BHB.
12 EN
Enable input. A logic high on the enable pin results in normal operation. A logic low
disables all outputs and places the driver into a low current shutdown mode. Do not leave
this pin floating.
13 BHI Phase B high-side drive input
14 BLI Phase B low-side drive input
15 ALI Phase A low-side drive input
16 AHI Phase A high-side drive input
EP ePad Exposed thermal pad. Connect to VSS. A connection to the ground plane is necessary for
optimum thermal performance.
2017-2019 Microchip Technology Inc. DS20005604C-page 15
MIC4606
TABLE 4-2: MIC4606-2 QFN PIN FUNCTION TABLE
Pin
Number
MIC4606-2
4x4 QFN Description
1 NC No Connect
2AHB
Phase A high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and AHS. An on-chip bootstrap diode is
connected from VDD to AHB.
3 AHO Phase A high-side drive output. Connect to the external high-side power MOSFET gate.
4AHS
Phase A high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and AHB.
5 ALO Phase A low-side drive output. Connect to the external low-side power MOSFET gate.
6VDD
Input supply for gate drivers. Decouple this pin to VSS with a >1.0 µF capacitor.
7 VSS Driver reference supply input. Connect to the power ground of the external circuitry.
8 BLO Phase B low-side drive output. Connect to the external low-side power MOSFET gate.
9BHS
Phase B high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and BHB.
10 BHO Phase B high-side drive output. Connect to the external high-side power MOSFET gate.
11 BHB
Phase B high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and BHS. An on-chip bootstrap diode is
connected from VDD to BHB.
12 EN
Enable input. A logic high on the enable pin results in normal operation. A logic low
disables all outputs and places the driver into a low current shutdown mode. Do not leave
this pin floating.
13 BPWM Phase B PWM input for single input signal drive
14 NC No connect
15 NC No connect
16 APWM Phase A PWM input for single input signal drive
EP ePad Exposed thermal pad. Connect to VSS. A connection to the ground plane is necessary for
optimum thermal performance.
MIC4606
DS20005604C-page 16 2017-2019 Microchip Technology Inc.
TABLE 4-3: MIC4606-1 TSSOP PIN FUNCTION TABLE
Pin
Number
MIC4606-1
TSSOP Description
1BHB
Phase B high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and BHS. An on-chip bootstrap diode is
connected from VDD to BHB.
2EN
Enable input. A logic high on the enable pin results in normal operation. A logic low
disables all outputs and places the driver into a low current shutdown mode. Do not leave
this pin floating.
3 BHI Phase B high-side drive input
4 BLI Phase B low-side drive input
5 ALI Phase A low-side drive input
6 AHI Phase A high-side drive input
7 NC No Connect
8AHB
Phase A high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and AHS. An on-chip bootstrap diode is
connected from VDD to AHB.
9 AHO Phase A high-side drive output. Connect to the external high-side power MOSFET gate.
10 AHS Phase A high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and AHB.
11 ALO Phase A low-side drive output. Connect to the external low-side power MOSFET gate.
12 VDD Input supply for gate drivers. Decouple this pin to VSS with a >1.0 µF capacitor.
13 VSS Driver reference supply input. Connect to the power ground of the external circuitry.
14 BLO Phase B low-side drive output. Connect to the external low-side power MOSFET gate.
15 BHS Phase B high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and BHB.
16 BHO Phase B high-side drive output. Connect to the external high-side power MOSFET gate.
2017-2019 Microchip Technology Inc. DS20005604C-page 17
MIC4606
TABLE 4-4: MIC4606-2 TSSOP PIN FUNCTION TABLE
Pin
Number
MIC4606-2
TSSOP Description
1BHB
Phase B high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and BHS. An on-chip bootstrap diode is
connected from VDD to BHB.
2EN
Enable input. A logic high on the enable pin results in normal operation. A logic low
disables all outputs and places the driver into a low current shutdown mode. Do not leave
this pin floating.
3 BPWM Phase B PWM input for single input signal drive
4 NC No connect
5 NC No connect
6 APWM Phase A PWM input for single input signal drive
7 NC No Connect
8AHB
Phase A high-side bootstrap supply. An external bootstrap capacitor is required. Connect
the bootstrap capacitor between this pin and AHS. An on-chip bootstrap diode is
connected from VDD to AHB.
9 AHO Phase A high-side drive output. Connect to the external high-side power MOSFET gate.
10 AHS Phase A high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and AHB.
11 ALO Phase A low-side drive output. Connect to the external low-side power MOSFET gate.
12 VDD Input supply for gate drivers. Decouple this pin to VSS with a >1.0 µF capacitor.
13 VSS Driver reference supply input. Connect to the power ground of the external circuitry.
14 BLO Phase B low-side drive output. Connect to the external low-side power MOSFET gate.
15 BHS Phase B high-side drive reference connection. Connect to the external high-side power
MOSFET source terminal. Connect a bootstrap capacitor between this pin and BHB.
16 BHO Phase B high-side drive output. Connect to the external high-side power MOSFET gate.
MIC4606
DS20005604C-page 18 2017-2019 Microchip Technology Inc.
5.0 FUNCTIONAL DIAGRAM
For xHO to be high, the xHI must be high and the xLO
must be low. xHO going high is delayed by xLO falling
below 1.9V. The xHI and xLI inputs must not rise at the
same time to prevent a glitch from occurring on the
output. A minimum 50 ns delay between both inputs is
recommended.
xLO is turned off very quickly on the xLI falling edge.
xLO going high is delayed by the longer of 35 ns delay
of xHO control signal going “off” or the RS latch being
set.
The latch is set by the quicker of either the falling edge
of xHS or xLI gated delay of 250 ns. The latch is
present to lockout xLO bounce due to ringing on xHS.
If xHS never adequately falls due to the absence of or
the presence of a very weak external pull-down on
xHS, the gated delay of 250 ns at xLI will set the latch
allowing xLO to transition high. This in turn allows the
xLI startup pulse to charge the bootstrap capacitor if the
load inductor current is very low and xHS is
uncontrolled. The latch is reset by the xLI falling edge.
There is one external enable pin that controls both
phases.
FIGURE 5-1: MIC4606 xPhase Top Level Block Diagram.
FIGURE 5-2: Input Logic Block in Figure 5-1.
BIAS
REF
INPUT
LOGIC
( SEE DIAGRAM
BELOW)
-2
ONLY
-1
ONLY
-1 HI
-2 PWM
-1 LI
-2 NC
V
DD
EN
xHB
xHO
xHS
xLO
OR
EDGE
*COMMON TO
BOTH PHASES VDD
UVLO
HB
UVLO
LEVEL
SHIFT
S
R
_
Q
*
R
_
S Q
1.9V
35ns
DELAY
250ns
DELAY
2.2V
HS
LI
LO
HI
Æ LO
SECTION
FF RESET
Æ HO
SECTION
AND INPUT
2017-2019 Microchip Technology Inc. DS20005604C-page 19
MIC4606
6.0 FUNCTIONAL DESCRIPTION
The MIC4606 is a noninverting, 85V full-bridge
MOSFET driver designed to independently drive all
four N-Channel MOSFETs in the bridge. The MIC4606
offers a wide 5.5V to 16V operating supply range with
either four independent TTL inputs (MIC4606-1) or two
PWM inputs, one for each phase (MIC4606-2). Refer to
Figure 5-1.
The drivers contain input buffers with hysteresis, three
independent UVLO circuits (two high side and one low
side), and four output drivers. The high-side output
drivers utilize a high-speed level-shifting circuit that is
referenced to its HS pin. Each phase has an internal
diode that is used by the bootstrap circuits to provide
the drive voltages for each of the two high-side outputs.
6.1 Startup and UVLO
The UVLO circuits force the driver’s outputs low until
the supply voltage exceeds the UVLO threshold. The
low-side UVLO circuit monitors the voltage between
the VDD and VSS pins. The high-side UVLO circuits
monitor the voltage between the xHB and xHS pins.
Hysteresis in the UVLO circuits prevent noise and finite
circuit impedance from causing chatter during turn-on.
6.2 Enable Inputs
There is one external enable pin that controls both
phases. A logic high on the enable pin (EN) allows for
startup of both phases and normal operation.
Conversely, when a logic low is applied on the enable
pin, both phases turn-off and the device enters a low
current shutdown mode. All outputs (xHO and xLO) are
pulled low when EN is low. Do not leave the EN pin
floating.
6.3 Input Stage
All input pins (xLI and xHI) are referenced to the VSS
pin. The MIC4606 has a TTL-compatible input range
and can be used with input signals with amplitude less
than the supply voltage. The threshold level is
independent of the VDD supply voltage and there is no
dependence between IVDD and the input signal
amplitude. This feature makes the MIC4606 an
excellent level translator that will drive high level gate
threshold MOSFETs from a low-voltage PWM IC.
6.4 Low-Side Driver
A block diagram of the low-side driver is shown in
Figure 6-1. It drives a ground (VSS pin) referenced
N-channel MOSFET.
Low impedances in the driver allow the external
MOSFET to be turned on and off quickly. The rail-to-rail
drive capability of the output ensures high noise
immunity and a low RDS(ON) from the external
MOSFET.
A high level applied to xLI pin causes VDD to be applied
to the gate of the external MOSFET. A low level on the
xLI pin grounds the gate of the external MOSFET.
FIGURE 6-1: Low-Side Driver Block
Diagram.
6.5 High-Side Driver and Bootstrap
Circuit
A block diagram of the high-side driver and bootstrap
circuit is shown in Figure 6-2. This driver is designed to
drive a floating N-channel MOSFET, whose source
terminal is referenced to the HS pin.
FIGURE 6-2: High-Side Driver and
Bootstrap Circuit Block Diagram.
A low-power, high-speed, level-shifting circuit isolates
the low side (VSS pin) referenced circuitry from the
high-side (xHS pin) referenced driver. Power to the
high-side driver and UVLO circuit is supplied by the
bootstrap capacitor (CB) while the voltage level of the
xHS pin is shifted high.
The bootstrap circuit consists of an internal diode and
external capacitor, CB. In a typical application, such as
the motor driver shown in Figure 6-3 (only Phase A
illustrated), the AHS pin is at ground potential while the
VSS
VDD
LO
EXTERNAL
FET
MIC4606
xHS
xHB
xHO
EXTERNAL
FET
VDD
C
B
MIC4606
LEVEL
SHIFT
MIC4606
DS20005604C-page 20 2017-2019 Microchip Technology Inc.
low-side MOSFET is on. The internal diode allows
capacitor CB to charge up to VDD – VF during this time
(where VF is the forward voltage drop of the internal
diode). After the low-side MOSFET is turned off and the
AHO pin turns on, the voltage across capacitor CB is
applied to the gate of the high-side external MOSFET.
As the high-side MOSFET turns on, voltage on the
AHS pin rises with the source of the high-side MOSFET
until it reaches VIN. As the AHS and AHB pins rise, the
internal diode is reverse biased, preventing capacitor
CB from discharging.
FIGURE 6-3: MIC4606 Motor Driver Example.
6.6 Programmable Gate Drive
The MIC4606 offers programmable gate drive, which
means the MOSFET gate drive (gate-to-source
voltage) equals the VDD voltage. This feature offers
designers flexibility in driving the MOSFETs. Different
MOSFETs require different VGS characteristics for
optimum RDS(ON) performance. Typically, the higher
the gate voltage (up to 16V), the lower the RDS(ON)
achieved. For example, a NTMSF4899NF MOSFET
can be driven to the ON state with a gate voltage of
5.5V but RDS(ON) is 5.2 m. If driven to 10V, RDS(ON) is
4.1 m—a decrease of 20%. In low-current
applications, the losses due to RDS(ON) are minimal,
but in battery-powered high-current motor drive
applications such as power tools, the difference in
RDS(ON) can cut into the efficiency budget, reducing run
time.
FIGURE 6-4: MOSFET RDS(ON) vs. VGS.
AHS
AHB
AHO
VDD
C
B
ALO
LEVEL
SHIFT
AHI
ALI
VSS
VIN
PHASE
B
C
VDD
Q1
Q2
PHASE A
MIC4606
M
PHASE
A
I
D
= 30A
T
J
= 25°C
1.1E-02
1E-02
9E-03
8E-03
7E-03
6E-03
5E-03
4E-03
3E-03
3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0
R
DS(on)
, DRAIN-TO-SOURCE RESISTANCE ()
V
GS
, GATE-TO-SOURCE VOLTAGE (V)
2017-2019 Microchip Technology Inc. DS20005604C-page 21
MIC4606
7.0 APPLICATION INFORMATION
7.1 Adaptive Dead Time
The door lock/unlock circuit diagram shown in
Figure 7-2 is used to illustrate the importance of the
adaptive dead time feature of the MIC4606. For each
phase, it is important that both MOSFETs are not
conducting at the same time or VIN will be shorted to
ground and current will “shoot through” the MOSFETs.
Excessive shoot-through causes higher power
dissipation in the MOSFETs, voltage spikes and
ringing. The high switching current and voltage ringing
generate conducted and radiated EMI.
Minimizing shoot-through can be done passively,
actively or through a combination of both. Passive
shoot-through protection can be achieved by
implementing delays between the high and low gate
drivers to prevent both MOSFETs from being on at the
same time. These delays can be adjusted for different
applications. Although simple, the disadvantage of this
approach is that it requires long delays to account for
process and temperature variations in the MOSFET
and MOSFET driver.
Adaptive dead time monitors voltages on the gate drive
outputs and switch node to determine when to switch
the MOSFETs on and off. This active approach adjusts
the delays to account for some of the variations, but it
too has its disadvantages. High currents and fast
switching voltages in the gate drive and return paths
can cause parasitic ringing to turn the MOSFETs back
on even while the gate driver output is low. Another
disadvantage is that the driver cannot monitor the gate
voltage inside the MOSFET. Figure 7-1 shows an
equivalent circuit of the high-side gate drive, including
parasitic.
FIGURE 7-1: MIC4606 Driving an
External MOSFET.
The internal gate resistance (RG_FET) and any external
damping resistor (RG) isolate the MOSFET’s gate from
the driver output. There is a delay between when the
driver output goes low and the MOSFET turns off. This
turn-off delay is usually specified in the MOSFET data
sheet. This delay increases when an external damping
resistor is used.
FIGURE 7-2: Door Lock/Unlock Circuit.
xHS
xHB
xHO
EXTERNAL
FET
VDD
C
B
R
G
R
G_FET
R
ON
R
OFF
C
GD
C
GS
MIC4606
VDD
AHB
AHO
AHS
ALO
VSS
ALI
AHI
μC
12VDC
EN
M
BHB BHO BHS
BLO
BLI
BHI
MIC4606-1
FULL-BRIDGE
DRIVER
Q1
1μF
I/O
I/O
J2
COMMUNICATIONS
Unlock
Lock
VDD
J1
POWER
1μF
16V
MIC5283
LDO
12V TO 3.3V
2.2μF
10V
3.3VDC 1μF
2.2μF
DC MOTOR
12V 140mA
VSS
I/O
I/O
I/O
I/O
Q2
f
S
=20kHz
MIC4606
DS20005604C-page 22 2017-2019 Microchip Technology Inc.
FIGURE 7-3: Adaptive Dead-Time Logic
Diagram.
The MIC4606 uses a combination of active sensing
and passive delay to ensure that both MOSFETs are
not on at the same time. Figure 7-3 illustrates how the
adaptive dead time circuitry works.
For the MIC4606-2, a high level on the xPWM pin
causes /HI to go high and /LI to go low. This causes the
xLO pin to go low. The MIC4606 monitors the xLO pin
voltage and prevents the xHO pin from turning on until
the voltage on the xLO pin reaches the VLOOFF
threshold. After a short delay, the MIC4606 drives the
xHO pin high. Monitoring the xLO voltage eliminates
any excessive delay due to the MOSFET drivers
turn-off time and the short delay accounts for the
MOSFET turn-off delay as well as letting the xLO pin
voltage settle out. An external resistor between the xLO
output and the MOSFET may affect the performance of
the xLO pin monitoring circuit and is not recommended.
A low on the xPWM pin causes /HI to go low and /LI to
go high. This causes the xHO pin to go low after a short
delay (tHOOFF). Before the xLO pin can go high, the
voltage on the switching node (xHS pin) must have
dropped to 2.2V. Monitoring the switch voltage instead
of the xHO pin voltage eliminates timing variations and
excessive delays due to the high side MOSFET
turn-off. The xLO driver turns on after a short delay
(tLOON). Once the xLO driver is turned on, it is latched
on until the xPWM signal goes high. This prevents any
ringing or oscillations on the switch node or xHS pin
from turning off the xLO driver. If the xPWM pin goes
low and the voltage on the xHS pin does not cross the
VSWTH threshold, the xLO pin will be forced high after
a short delay (tSWTO), insuring proper operation.
The internal logic circuits also insure a “first on” priority
at the inputs. If the xHO output is high, the xLI pin is
inhibited. A high signal or noise glitch on the xLI pin has
no effect on the xHO or xLO outputs until the xHI pin
goes low. Similarly, the xLO being high holds xHO low
until xLI and xLO are low.
Fast propagation delay between the input and output
drive waveform is desirable. It improves overcurrent
protection by decreasing the response time between
the control signal and the MOSFET gate drive.
Minimizing propagation delay also minimizes phase
shift errors in power supplies with wide bandwidth
control loops.
Care must be taken to ensure that the input signal
pulse width is greater than the minimum specified pulse
width. An input signal that is less than the minimum
pulse width may result in no output pulse or an output
pulse whose width is significantly less than the input.
The maximum duty cycle (ratio of high side on-time to
switching period) is determined by the time required for
the CB capacitor to charge during the off-time.
Adequate time must be allowed for the CB capacitor to
charge up before the high-side driver is turned back on.
Although the adaptive dead time circuit in the MIC4606
prevents the driver from turning both MOSFETs on at
the same time, other factors outside of the anti
shoot-through circuit’s control can cause
shoot-through. Other factors include ringing on the gate
drive node and capacitive coupling of the switching
node voltage on the gate of the low-side MOSFET.
The scope photo in Figure 7-4 shows the dead time
(<20 ns) between the high and low-side MOSFET
transitions as the low-side driver switches off while the
high-side driver transitions from off to on.
FIGURE 7-4: Adaptive Dead Time LO
(low) to HO (high).
Table 7-1 contains truth tables for the MIC4606-1
(Independent TTL inputs) and Ta bl e 7 - 2 is for the
MIC4606-2 (PWM inputs) that details the “first on”
priority as well as the failsafe delay (tSWTO).
R
_
S Q
1.9V
35ns
DELAY
250ns
DELAY
2.2V
HS
LI
LO
HI
Æ LO
SECTION
FF RESET
Æ HO
SECTION
AND INPUT
TABLE 7-1: MIC4606-1 TRUTH TABLE
xLI xHI xLO xHO Comments
0 0 0 0 Both outputs off.
0101
xHO will not go high until
xLO falls below 1.9V.
1010
xLO will be delayed an
extra 250 ns if xHS never
falls below 2.2V.
11XX
First ON stays on until
input of same goes low.
2017-2019 Microchip Technology Inc. DS20005604C-page 23
MIC4606
7.2 HS Pin Clamp
A resistor/diode clamp between the motor phase node
and the xHS pin is necessary to clamp large negative
glitches or pulses on the xHS pin.
Figure 7-5 shows the Phase A section high-side and
low-side MOSFETs connected to one phase of the
motor. There is a brief period of time (dead time)
between switching to prevent both MOSFETs from
being on at the same time. When the high-side
MOSFET is conducting during the on-time state,
current flows into the motor. After the high-side
MOSFET turns off, but before the low-side MOSFET
turns on, current from the motor flows through the body
diode in parallel with the low-side MOSFET. Depending
upon the turn-on time of the body diode, the motor
current, and circuit parasitics, the initial negative
voltage on the switch node can be several volts or
more. The forward voltage drop of the body diode can
be several volts, depending on the body diode
characteristics and motor current.
Even though the xHS pins are rated for negative
voltage, it is good practice to clamp the negative
voltage on the xHS pin with a resistor and diode to
prevent excessive negative voltage from damaging the
driver. Depending upon the application and amount of
negative voltage on the switch node, a 3 resistor is
recommended. If the xHS pin voltage exceeds 0.7V, a
diode between the xHS pin and ground is
recommended. The diode reverse voltage rating must
be greater than the high-voltage input supply (VIN).
Larger values of resistance can be used if necessary.
Adding a series resistor in the switch node limits the
peak high-side driver current during turn-off, which
affects the switching speed of the high-side driver. The
resistor in series with the HO pin may be reduced to
help compensate for the extra HS pin resistance.
FIGURE 7-5: Negative HS Pin Voltage.
7.3 Power Dissipation Considerations
Power dissipation in the driver can be separated into
three areas:
Internal diode dissipation in the bootstrap circuit
Internal driver dissipation
Quiescent current dissipation used to supply the
internal logic and control functions.
7.4 Bootstrap Circuit Power
Dissipation
Power dissipation of the internal bootstrap diode
primarily comes from the average charging current of
the bootstrap capacitor (CB) multiplied by the forward
voltage drop of the diode. Secondary sources of diode
power dissipation are the reverse leakage current and
reverse recovery effects of the diode.
The average current drawn by repeated charging of the
high-side MOSFET is calculated by:
EQUATION 7-1:
The average power dissipated by the forward voltage
drop of the diode equals:
EQUATION 7-2:
TABLE 7-2: MIC4606-2 TRUTH TABLE
xPWM xLO xHO Comments
01 0
xLO will be delayed an
extra 250 ns if xHS never
falls below 2.2V.
10 1
xHO will not go high until
xLO falls below 1.9V.
Level
Shift
C
VDD
AHI
VDD
D
BST
ALI
MIC4606
VSS
AHB
AHO
AHS
ALO
D
CLAMP
R
G
R
HS
R
G
ȍ
C
B
V
IN
M
V
NEG
Phase
A
Phase
B
IFAVEQGATE fS
=
Where:
QGATE Total gate charge at VHB
fSGate drive switching frequency
PDIODEfwd IF AVE
VF
=
Where:
VFDiode forward voltage drop
MIC4606
DS20005604C-page 24 2017-2019 Microchip Technology Inc.
There are two phases in the MIC4606. The power
dissipation for each of the bootstrap diodes must be
calculated and summed to obtain the total bootstrap
diode power dissipation for the package.
The value of VF should be taken at the peak current
through the diode; however, this current is difficult to
calculate because of differences in source
impedances. The peak current can either be measured
or the value of VF at the average current can be used,
which will yield a good approximation of diode power
dissipation.
The reverse leakage current of the internal bootstrap
diode is typically 3 µA at a reverse voltage of 85V at
125°C. Power dissipation due to reverse leakage is
typically much less than 1 mW and can be ignored.
An optional external bootstrap diode may be used
instead of the internal diode (Figure 7-6). An external
diode may be useful if high gate charge MOSFETs are
being driven and the power dissipation of the internal
diode is contributing to excessive die temperatures.
The voltage drop of the external diode must be less
than the internal diode for this option to work. The
reverse voltage across the diode will be equal to the
input voltage minus the VDD supply voltage. The above
equations can be used to calculate power dissipation in
the external diode; however, if the external diode has
significant reverse leakage current, the power
dissipated in that diode due to reverse leakage can be
calculated as:
EQUATION 7-3:
The on-time is the time the high-side switch is
conducting. In most topologies, the diode is reverse
biased during the switching cycle off-time.
FIGURE 7-6: Optional Bootstrap Diode.
7.5 Gate Driver Power Dissipation
Power dissipation in the output driver stage is mainly
caused by charging and discharging the gate to source
and gate to drain capacitance of the external MOSFET.
Figure 7-7 shows a simplified equivalent circuit of the
MIC4606 driving an external high-side MOSFET.
FIGURE 7-7: MIC4606 Driving an
External High-Side MOSFET.
PDIODErev IRVREV
1D=
Where:
IRReverse current flow at VREV and TJ
VREV Diode reverse voltage
D Duty cycle (tON x fS)
xHS
xHB
xHO
VDD
C
B
xLO
HI
LI
VSS
VIN
EXTERNAL
DIODE
MIC4606
LEVEL
SHIFT
xHS
xHB
xHO
EXTERNAL
FET
VDD
C
B
R
G
R
G_FET
R
ON
R
OFF
C
GD
C
GS
MIC4606
2017-2019 Microchip Technology Inc. DS20005604C-page 25
MIC4606
7.6 Dissipation During the External
MOSFET Turn-On
Energy from capacitor CB is used to charge up the input
capacitance of the MOSFET (CGD and CGS). The
energy delivered to the MOSFET is dissipated in the
three resistive components, RON, RG and RG_FET
. RON
is the on resistance of the upper driver MOSFET in the
MIC4606. RG is the series resistor (if any) between the
driver and the MOSFET. RG_FET is the gate resistance
of the MOSFET. RG_FET is usually listed in the power
MOSFET’s specifications. The ESR of capacitor CB
and the resistance of the connecting etch can be
ignored since they are much less than RON and
RG_FET.
The effective capacitances of CGD and CGS are difficult
to calculate because they vary nonlinearly with ID, VGS,
and VDS. Fortunately, most power MOSFET
specifications include a typical graph of total gate
charge versus VGS. Figure 7-8 shows a typical gate
charge curve for an arbitrary power MOSFET. This
chart shows that for a gate voltage of 10V, the
MOSFET requires about 23.5 nC of charge. The
energy dissipated by the resistive components of the
gate drive circuit during turn-on is calculated as:
EQUATION 7-4:
but
EQUATION 7-5:
so
EQUATION 7-6:
FIGURE 7-8: Typical Gate Charge vs.
VGS.
The same energy is dissipated by ROFF
, RG
, and
RG_FET when the driver IC turns the MOSFET off.
Assuming RON is approximately equal to ROFF
, the total
energy and power dissipated by the resistive drive
elements is:
EQUATION 7-7:
and
EQUATION 7-8:
The power dissipated in the driver equals the ratio of
RON and ROFF to the external resistive losses in RG
and RG_FET
. Letting RON = ROFF
, the power dissipated
in the driver due to driving the external MOSFET is:
E1
2
---CISS
VGS
2
=
Where:
CISS Total gate capacitance of the MOSFET
QCV=
E1
2
---QG
VGS
=
VGS - GATE-TO-SOURCE VOLTAGE (V)
QG - TOTAL GATE CHARGE (nC)
EDRIVER QGVGS
=
Where:
EDRIVER Energy dissipated per switching
cycle
PDRIVER QGVGS
fS
=
Where:
PDRIVER Power dissipated per switching
cycle
QGTotal gate charge at VGS
VGS Gate-to-source voltage on the
MOSFET
fSSwitching frequency of the gate
drive circuit
MIC4606
DS20005604C-page 26 2017-2019 Microchip Technology Inc.
EQUATION 7-9:
There are four MOSFETs driven by the MIC4606. The
power dissipation for each of the drivers must be
calculated and summed to obtain the total driver diode
power dissipation for the package.
In some cases, the high-side FET of one phase may be
pulsed at a frequency, fS, while the low-side FET of the
other phase is kept continuously on. Since the
MOSFET gate is capacitive, there is no driver power if
the FET is not switched. The operation of each of the
four drivers must be considered to accurately calculate
power dissipation.
7.7 Supply Current Power Dissipation
Power is dissipated in the input and control sections of
the MIC4606, even if there is no external load. Current
is still drawn from the VDD and HB pins for the internal
circuitry, the level shifting circuitry, and shoot-through
current in the output drivers. The VDD and HB currents
are proportional to operating frequency and the VDD
and VHB voltages. The typical characteristic graphs
show how supply current varies with switching
frequency and supply voltage.
The power dissipated by the MIC4606 due to supply
current is:
EQUATION 7-10:
Values for IDD and IHB are found in the Electrical
Characteristics tables and the Typical Performance
Curves graphs.
7.8 Total Power Dissipation and
Thermal Considerations
Total power dissipation in the MIC4606 is equal to the
power dissipation caused by driving the external
MOSFETs, the supply currents and the internal
bootstrap diodes.
EQUATION 7-11:
The die temperature can be calculated after the total
power dissipation is known.
EQUATION 7-12:
7.9 Other Timing Considerations
Make sure the input signal pulse width is greater than
the minimum specified pulse width. An input signal that
is less than the minimum pulse width may result in no
output pulse or an output pulse whose width is
significantly less than the input.
The maximum duty cycle (ratio of high side on-time to
switching period) is controlled by the minimum pulse
width of the low side and by the time required for the CB
capacitor to charge during the off-time. Adequate time
must be allowed for the CB capacitor to charge up
before the high-side driver is turned on.
7.10 Decoupling and Bootstrap
Capacitor Selection
Decoupling capacitors are required for both the low
side (VDD) and high side (HB) supply pins. These
capacitors supply the charge necessary to drive the
external MOSFETs and also minimize the voltage
ripple on these pins. The capacitor from HB to HS has
two functions: it provides decoupling for the high-side
circuitry and also provides current to the high-side
circuit while the high-side external MOSFET is on.
Ceramic capacitors are recommended because of their
low impedance and small size. Z5U type ceramic
capacitor dielectrics are not recommended because of
the large change in capacitance over temperature and
voltage. A minimum value of 0.1 µF is required for CB
(HB to HS capacitors) and 1 µF for the VDD capacitor,
regardless of the MOSFETs being driven. Larger
MOSFETs may require larger capacitance values for
proper operation. The voltage rating of the capacitors
Pdissdriver PDRIVER
RON
RON RGRG_FET
++
-------------------------------------------------=
Pdisssupply VDD IDD VHB IHB
+=
Pdisstotal Pdisssupply Pdissdrive PDIODE
++=
TJTAPDISStotal
+JA
=
Where:
TAMaximum ambient temperature
TJJunction temperature
PDISStotal Total power dissipation
JA Thermal resistance from junction to
ambient air
2017-2019 Microchip Technology Inc. DS20005604C-page 27
MIC4606
depends on the supply voltage, ambient temperature
and the voltage derating used for reliability. 25V rated
X5R or X7R ceramic capacitors are recommended for
most applications. The minimum capacitance value
should be increased if low voltage capacitors are used
because even good quality dielectric capacitors, such
as X5R, will lose 40% to 70% of their capacitance value
at the rated voltage.
Placement of the decoupling capacitors is critical. The
bypass capacitor for VDD should be placed as close as
possible between the VDD and VSS pins. The bypass
capacitor (CB) for the HB supply pin must be located as
close as possible between the HB and HS pins. The
etch connections must be short, wide, and direct. The
use of a ground plane to minimize connection
impedance is recommended. Refer to Section 7.13
“Grounding, Component Placement and Circuit
Layout for more information.
The voltage on the bootstrap capacitor drops each time
it delivers charge to turn on the MOSFET. The voltage
drop depends on the gate charge required by the
MOSFET. Most MOSFET specifications specify gate
charge versus VGS voltage. Based on this information,
and a recommended VHB of less than 0.1V, the
minimum value of bootstrap capacitance is calculated
as:
EQUATION 7-13:
If the high-side MOSFET is not switched but held in an
on state, the voltage in the bootstrap capacitor will drop
due to leakage current that flows from the HB pin to
ground. This current is specified in the Electrical
Characteristics table. In this case, the value of CB is
calculated as:
EQUATION 7-14:
The larger value of CB from Equation 7-13 or 7-14
should be used.
7.11 DC Motor Applications
MIC4606 MOSFET drivers are widely used in DC
motor applications. They address both stepper and
brushed motors in full-bridge topologies. As shown in
Figure 7-9 and Figure 7-10, the driver switches the
MOSFETs at variable duty cycles that modulate the
voltage to control motor speed. The full-bridge topology
allows for bi-directional control.
The MIC4606’s 85V operating voltage offers ample
operating voltage margin to protect against voltage
spikes in the motor drive circuitry. It is good practice to
have at least twice the HV voltage of the motor supply.
The MIC4606’s 85V operating voltage allows sufficient
margin for 12V, 24V, and 40V motors.
The MIC4606 is offered in a small 4 mm x 4 mm QFN
16-lead package for applications that are space
constrained. The motor trend is to put the motor control
circuit inside the motor casing, which requires small
packaging because of the size of the motor.
The MIC4606 offers low UVLO threshold and
programmable gate drive, which allows for longer
operation time in battery operated motors such as
power hand tools.
CB
QGATE
VHB
-----------------
Where:
QGATE Total gate charge at VHB
VHB Voltage drop at the HB pin
CB
IHBS tON
VHB
--------------------------
Where:
IHBS Maximum HB pin leakage current
tON Maximum high-side FET on-time
MIC4606
DS20005604C-page 28 2017-2019 Microchip Technology Inc.
FIGURE 7-9: Stepper Motor Driver.
VDD AHB
AHO
AHS
ALO
VSS
ALI
AHI
μC
EN
BHB BHO BHS
BLO
BLI
BHI
Q1
Q4Q2
Q3
VDD
MIC5283
LDO
12V to 3.3V
2.2μF
10V
3.3VDC
22μF
16V
VSS
I/O
I/O
I/O
I/O
MIC2290
5V to 12V
Boost
5VDC
12VDC
VDD AHB
AHO
AHS
ALO
VSS
ALI
AHI
EN
BHB BHO BHS
BLO
BLI
BHI
MIC4606-1
FULL-BRIDGE
DRIVER
MIC4606-1
FULL-BRIDGE
DRIVER
Q5
Q8Q6
Q7
22μF
16V
I/O
I/O
I/O
I/O
12VDC
M
2017-2019 Microchip Technology Inc. DS20005604C-page 29
MIC4606
FIGURE 7-10: Full-Bridge DC Motor.
7.12 Power Inverter
Power inverters are used to supply AC loads from a DC
operated battery system, mainly during power failure.
The battery voltage can be 12 VDC, 24 VDC, or up to
36 VDC, depending on the power requirements. There
two popular conversion methods, Type I and Type II,
that convert the battery energy to AC line voltage
(110 VAC or 230 VAC).
FIGURE 7-11: Type I Inverter Topology.
As shown in Figure 7-11, Type I is a dual-stage
topology where line voltage is converted to DC through
a transformer to charge the storage batteries. When a
power failure is detected, the stored DC energy is
converted to AC through another transformer to drive
the AC loads connected to the inverter output. This
method is simplest to design but tends to be bulky and
expensive because it uses two transformers.
Type II is a single-stage topology that uses only one
transformer to charge the bank of batteries to store the
energy. During a power outage, the same transformer
is used to power the line voltage. The Type II topology
switches at a higher frequency compared to the Type I
topology to maintain a small transformer size.
Both types use a full bridge topology to invert DC to AC.
The MIC4606’s operating voltage offers enough of a
margin to address all of the available banks of batteries
commonly used in inverter applications. The 85V
operating voltage allows designers to increase the
bank of batteries up to 72V, if desired. The MIC4606
can sink as much as 1A, which is sufficient to drive the
MOSFET’s gate capacitance while switching the
MOSFET up to 50 kHz. This makes the MIC4606 an
ideal solution for single phase inverter applications.
7.13 Grounding, Component
Placement and Circuit Layout
Nanosecond switching speeds and ampere peak
currents in and around the MIC4606 driver require
proper placement and trace routing of all components.
Improper placement may cause degraded noise
immunity, false switching, excessive ringing, or circuit
latch-up.
Figure 7-12 shows the critical current paths of the high
and low-side driver when their outputs go high and turn
on the external MOSFETs. It also helps demonstrate
the need for a low impedance ground plane. Charge
needed to turn-on the MOSFET gates comes from the
decoupling capacitors CVDD and CB. Current in the
low-side gate driver flows from CVDD through the
internal driver, into the MOSFET gate, and out the
MIC5235
LDO
5V to 3.3V
VDD
AHB
AHO
AHS
ALO
VSS
ALI
AHI
μC
5VDC
EN
M
BHB BHO BHS
BLO
BLI
BHI
MIC4606-1 N1
N4N2
N3
C1 C2
MIC2290
5V TO 12V
Boost
VCC
3.3VDC
12VDC
HV
POWER SWITCHES FROM
INPUT AC TO DC/AC SUPPLY
DURING POWER OUTAGE
OUTPUT AC
BYPASS PATH
INPUT AC
BATTERY
TRANSFORMER
RECTIFIER
REGULATOR
50Hz GENERATOR
BOOST
TRANSFORMER
MIC4606
DS20005604C-page 30 2017-2019 Microchip Technology Inc.
source. The return connection back to the decoupling
capacitor is made through the ground plane. Any
inductance or resistance in the ground return path
causes a voltage spike or ringing to appear on the
source of the MOSFET. This voltage works against the
gate drive voltage and can either slow down or turn off
the MOSFET during the period when it should be
turned on.
Current in the high-side driver is sourced from
capacitor CB and flows into the xHB pin and out the
xHO pin, into the gate of the high side MOSFET. The
return path for the current is from the source of the
MOSFET and back to capacitor CB. The high-side
circuit return path usually does not have a
low-impedance ground plane so the etch connections
in this critical path should be short and wide to minimize
parasitic inductance. As with the low-side circuit,
impedance between the MOSFET source and the
decoupling capacitor causes negative voltage
feedback that fights the turn-on of the MOSFET.
It is important to note that capacitor CB must be placed
close to the xHB and xHS pins. This capacitor not only
provides all the energy for turn-on but it must also keep
xHB pin noise and ripple low for proper operation of the
high-side drive circuitry.
FIGURE 7-12: Turn-On Current Paths.
Figure 7-13 shows the critical current paths when the
driver outputs go low and turn off the external
MOSFETs. Short, low-impedance connections are
important during turn-off for the same reasons given in
the turn-on explanation. Current flowing through the
internal diode replenishes charge in the bootstrap
capacitor, CB.
FIGURE 7-13: Turn-Off Current Paths.
xHS
xHB
xHO
VDD
CB
xLO
xHI
xLI
VSS
CV
DD
GND
PLANE
GND
PLANE
LOW-SIDE DRIVE TURN-
ON CURRENT PATH
HIGH-SIDE DRIVE
TURN-ON CURRENT
PATH
LEVEL
SHIFT
xHS
xHB
xHO
VDD
C
B
xLO
xHI
xLI
VSS
C
VDD
LOW-SIDE DRIVE
TURN-OFF
CURRENT PATH
HIGH-SIDE DRIVE
TURN-OFF CURRENT
PATH
LEVEL
SHIFT
2017-2019 Microchip Technology Inc. DS20005604C-page 31
MIC4606
8.0 PACKAGING INFORMATION
8.1 Package Marking Information
4606
-1YML
1215
4606
-1YTS
6943
XXXX
-XXXX
WNNN
XXXX
-XXXX
WNNN
16-lead QFN* Example
16-lead TSSOP* Example
Legend: XX...X Product code or customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ‘01’)
NNN Alphanumeric traceability code
Pb-free JEDEC® designator for Matte Tin (Sn)
*This package is Pb-free. The Pb-free JEDEC designator ( )
can be found on the outer packaging for this package.
, , Pin one index is identified by a dot, delta up, or delta down (triangle
mark).
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information. Package may or may not include
the corporate logo.
Underbar (_) and/or Overbar () symbol may not be to scale.
3
e
3
e
MIC4606
DS20005604C-page 32 2017-2019 Microchip Technology Inc.
16-Lead QFN 4 mm x 4 mm Package Outline and Recommended Land Pattern
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging.
2017-2019 Microchip Technology Inc. DS20005604C-page 33
MIC4606
16-Lead TSSOP Package Outline and Recommended Land Pattern
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging.
MIC4606
DS20005604C-page 34 2017-2019 Microchip Technology Inc.
NOTES:
2017-2019 Microchip Technology Inc. DS20005604C-page 35
MIC4606
APPENDIX A: REVISION HISTORY
Revision C (June 2019)
Updated Section “Operating Ratings ††”.
Revision B (January 2018)
•Replaced Figure 7-5 with the correct image.
Revision A (February 2017)
Converted Micrel document MIC4606 to
Microchip data sheet template DS20005604A.
Minor text changes throughout.
MIC4606
DS20005604C-page 36 2017-2019 Microchip Technology Inc.
NOTES:
2017-2019 Microchip Technology Inc. DS20005604C-page 37
MIC4606
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.
Examples:
a) MIC4606-1YML: 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin QFN, 75/
Tube
b) MIC4606-1YML-T5: 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin QFN, 500/
Reel
c) MIC4606-1YML-TR: 85V Full-Bridge MOSFET
Drivers with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin TSSOP,
5000/Reel
d) MIC4606-1YTS-T5: 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin TSSOP,
500/Reel
e) MIC4606-1YTS-TR 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin TSSOP,
2500/Reel
f) MIC4606-2YML-T5: 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Dual
Inputs, –40°C to +125°C
Junction Temperature
Range, 16-Pin QFN, 500/
Reel
g) MIC4606-2YML-TR: 85V Full-Bridge MOSFET
Driver with Adaptive
Dead Time and Shoot-
Through Protection, Sin-
gle PWM Input, –40°C to
+125°C Junction Tem-
perature Range, 16-Pin
QFN, 500/Reel.
PART NO. XXX
Package
Junction
Temperature
Device
Device: MIC4606: 85V Full-Bridge MOSFET Drivers with
Adaptive Dead Time and Shoot-Through
Protection
Input Option: -1 = Dual inputs
-2 = Single PWM input
Junction
Temperature
Range:
Y = –40C to +125C (RoHS Compliant)
Package: ML = 16-Lead QFN
TS = 16-Lead TSSOP
Media Type T5 = 500/Reel
TR = 5000/Reel QFN (ML) Package
= 2500/Reel TSSOP (TS) Package
<blank>= 75/Tube QFN (-1YML) Package
-X
Input
Option
Range
XX
Media
Type
-
MIC4606
DS20005604C-page 38 2017-2019 Microchip Technology Inc.
NOTES:
2017-2019 Microchip Technology Inc. DS20005604C-page 39
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, Adaptec,
AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT,
chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex,
flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck,
LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi,
Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer,
PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire,
Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST,
SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon,
TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA
are registered trademarks of Microchip Technology Incorporated in
the U.S.A. and other countries.
APT, ClockWorks, The Embedded Control Solutions Company,
EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load,
IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision
Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire,
SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub,
TimePictra, TimeProvider, Vite, WinPath, and ZL are registered
trademarks of Microchip Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any
Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard,
CryptoAuthentication, CryptoAutomotive, CryptoCompanion,
CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average
Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial
Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker,
KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF,
MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach,
Omniscient Code Generation, PICDEM, PICDEM.net, PICkit,
PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple
Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI,
SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC,
USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and
ZENA are trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in
the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage
Technology, and Symmcom are registered trademarks of Microchip
Technology Inc. in other countries.
GestIC is a registered trademark of Microchip Technology Germany
II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in
other countries.
All other trademarks mentioned herein are property of their
respective companies.
© 2019, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-4595-1
Note the following details of the code protection feature on Microchip devices:
Microchip products meet the specification contained in their particular Microchip Data Sheet.
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
Microchip is willing to work with the customer who is concerned about the integrity of their code.
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
For information regarding Microchip’s Quality Management Systems,
please visit www.microchip.com/quality.
DS20005604C-page 40 2017-2019 Microchip Technology Inc.
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com
Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Austin, TX
Tel: 512-257-3370
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075
Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Novi, MI
Tel: 248-848-4000
Houston, TX
Tel: 281-894-5983
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800
Raleigh, NC
Tel: 919-844-7510
New York, NY
Tel: 631-435-6000
San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270
Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078
ASIA/PACIFIC
Australia - Sydney
Tel: 61-2-9868-6733
China - Beijing
Tel: 86-10-8569-7000
China - Chengdu
Tel: 86-28-8665-5511
China - Chongqing
Tel: 86-23-8980-9588
China - Dongguan
Tel: 86-769-8702-9880
China - Guangzhou
Tel: 86-20-8755-8029
China - Hangzhou
Tel: 86-571-8792-8115
China - Hong Kong SAR
Tel: 852-2943-5100
China - Nanjing
Tel: 86-25-8473-2460
China - Qingdao
Tel: 86-532-8502-7355
China - Shanghai
Tel: 86-21-3326-8000
China - Shenyang
Tel: 86-24-2334-2829
China - Shenzhen
Tel: 86-755-8864-2200
China - Suzhou
Tel: 86-186-6233-1526
China - Wuhan
Tel: 86-27-5980-5300
China - Xian
Tel: 86-29-8833-7252
China - Xiamen
Tel: 86-592-2388138
China - Zhuhai
Tel: 86-756-3210040
ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
India - New Delhi
Tel: 91-11-4160-8631
India - Pune
Tel: 91-20-4121-0141
Japan - Osaka
Tel: 81-6-6152-7160
Japan - Tokyo
Tel: 81-3-6880- 3770
Korea - Daegu
Tel: 82-53-744-4301
Korea - Seoul
Tel: 82-2-554-7200
Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906
Malaysia - Penang
Tel: 60-4-227-8870
Philippines - Manila
Tel: 63-2-634-9065
Singapore
Tel: 65-6334-8870
Taiwan - Hsin Chu
Tel: 886-3-577-8366
Taiwan - Kaohsiung
Tel: 886-7-213-7830
Taiwan - Taipei
Tel: 886-2-2508-8600
Thailand - Bangkok
Tel: 66-2-694-1351
Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100
EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
Finland - Espoo
Tel: 358-9-4520-820
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Garching
Tel: 49-8931-9700
Germany - Haan
Tel: 49-2129-3766400
Germany - Heilbronn
Tel: 49-7131-72400
Germany - Karlsruhe
Tel: 49-721-625370
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Germany - Rosenheim
Tel: 49-8031-354-560
Israel - Ra’anana
Tel: 972-9-744-7705
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Italy - Padova
Tel: 39-049-7625286
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Norway - Trondheim
Tel: 47-7288-4388
Poland - Warsaw
Tel: 48-22-3325737
Romania - Bucharest
Tel: 40-21-407-87-50
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
Sweden - Gothenberg
Tel: 46-31-704-60-40
Sweden - Stockholm
Tel: 46-8-5090-4654
UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820
Worldwide Sales and Service
05/14/19