DA DAC8812 C8 812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 Dual, Serial Input 16-Bit Multiplying Digital-to-Analog Converter FEATURES DESCRIPTION * * * The DAC8812 is a dual, 16-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply. * * * * * * * * * Relative Accuracy: 1 LSB Max Differential Nonlinearity: 1 LSB Max 2-mA Full-Scale Current 20%, with VREF = 10 V 0.5 s Settling Time Midscale or Zero-Scale Reset Separate 4Q Multiplying Reference Inputs Reference Bandwidth: 10 MHz Reference Dynamics: -105 dB THD SPITM-Compatible 3-Wire Interface: 50 MHz Double Buffered Registers to Enable Simultaneous Multichannel Update Internal Power On Reset Industry-Standard Pin Configuration The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier. A double-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1. APPLICATIONS * * * Automatic Test Equipment Instrumentation Digitally Controlled Calibration The DAC8812 is available in an TSSOP-16 package. VREFA B D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 A0 A1 SDI RFBA 16 Input Register R DAC A Register R DAC A IOUTA AGNDA RFBB Input Register R DAC B Register R DAC B IOUTB AGNDB CLK CS EN DAC A B Decode DGND Power-On Reset RS MSB LDAC Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola, Inc. All other trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2005-2007, Texas Instruments Incorporated DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION (1) PRODUCT MINIMUM RELATIVE ACCURACY (LSB) DIFFERENTIAL NONLINEARITY (LSB) SPECIFIED TEMPERATURE RANGE PACKAGELEAD PACKAGE DESIGNATOR DAC8812C 1 1 -40C to 85C TSSOP-16 PW DAC8812B 2 1 -40C to 85C TSSOP-16 PW (1) ORDERING NUMBER TRANSPORT MEDIA, QUANTITY DAC8812ICPW Tube, 90 DAC8812ICPWR Tape and Reel, 2500 DAC8812IBPW Tube, 90 DAC8812IBPWR Tape and Reel, 2500 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com. ABSOLUTE MAXIMUM RATINGS (1) VDD to GND VREFx, RFBX to GND UNIT - 0.3 to 7 V -18 to 18 V Digital logic inputs to GND - 0.3 to VDD +0.3 V V(IOUT) to GND - 0.3 to VDD +0.3 V AGNDX to DGND -0.3 to +0.3 V 50 mA Input current to any pin except supplies Package power dissipation Thermal resistance, JA (TJmax - TA)/JA W 100 C/W 150 C Operating temperature range - 40 to 85 C Storage temperature range - 65 to 150 C HBM 4 kV CDM 1 kV Maximum junction temperature (TJmax) ESD ratings (1) 2 DAC8812 Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability. Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (1) VDD = 2.7 V to 5.5 V, IOUTX = Virtual GND, AGNDX = 0 V, VREFA, B = 10 V, TA = full operating temperature range, unless otherwise noted. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT STATIC PERFORMANCE (2) Resolution Relative accuracy INL Differential nonlinearity Output leakage current Bits 2 LSB DAC8812C 1 LSB 1 LSB 10 nA DNL IOUTX Full-scale gain error GFSE Full-scale tempco (3) TCVFS Feedback resistor 16 DAC8812B RFBX Data = 0000h, TA = +25C Data = 0000h, TA = TA max 0.75 Data = FFFFh VDD = 5 V 20 nA 4 mV 1 ppm/C 5 k REFERENCE INPUT (3) VREFX range VREFX -15 Input resistance RREFX 4 Input resistance match RREFX Input capacitance CREFX Channel-to-channel 5 15 V 6 k 1 % 5 pF ANALOG OUTPUT (3) Output current Output capacitance IOUTX Data = FFFFh COUTX Code-dependent 1.6 2.5 50 mA pF LOGIC INPUTS (3) Input low voltage VIL Input high voltage VIH Input leakage current Input capacitance INTERFACE TIMING VDD = 2.7 V 0.6 V VDD = 5 V 0.8 V VDD = 2.7 V 2.1 V VDD = 5 V 2.4 V IIL 1 A CIL 10 pF (4) Clock width high tCH 10 ns Clock width low tCL 10 ns CS to Clock setup tCSS 0 ns Clock to CS hold tCSH 10 tPD 2 tLDAC 20 ns tDS 10 ns Clock to SDO prop delay Load DAC pulsewidth Data setup Data hold ns 20 ns tDH 10 ns Load setup tLDS 5 ns Load hold tLDH 25 ns (1) (2) (3) (4) Specifications subject to change without notice. All static performance tests (except IOUT) are performed in a closed-loop system using an external precision OPA277 I-to-V converter amplifier. The DAC8812 RFB terminal is tied to the amplifier output. Typical values represent average readings measured at +25C. These parameters are specified by design and not subject to production testing. All input control signals are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Submit Documentation Feedback 3 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (continued) VDD = 2.7 V to 5.5 V, IOUTX = Virtual GND, AGNDX = 0 V, VREFA, B = 10 V, TA = full operating temperature range, unless otherwise noted. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT SUPPLY CHARACTERISTICS Power supply range VDD Positive supply current IDD Power dissipation 2.7 RANGE Logic inputs = 0 V, VDD = +4.5 V to +5.5 V 2 Logic inputs = 0 V, VDD = +2.7 V to +3.6 V 1 PDISS Power supply sensitivity 5.5 V 5 A 2.5 A Logic inputs = 0 V 0.0275 mW VDD = 5% 0.006 % PSS AC CHARACTERISTICS (5) (6) Output voltage settling time To 0.1% of full-scale, Data = 0000h to FFFFh to 0000h 0.3 To 0.0015% of full-scale, Data = 0000h to FFFFh to 0000h 0.5 VREFX = 100 mVRMS, Data = FFFFh, CFB = 3 pF 10 MHz nV/s ts Reference multiplying BW BW -3 dB DAC glitch impulse Q VREFX = 10 V, Data = 7FFFh to 8000h to 7FFFh 5 Feedthrough error VOUTX/VREFX Data = 0000h, VREFX = 100 mVRMS, f = 100 kHz -70 Crosstalk error VOUTA/VREFB Data = 0000h, VREFB = 100 mVRMS, Adjacent channel, f = 100 kHz -100 Digital feedthrough Q Total harmonic distortion THD Output spot noise voltage (5) (6) CS = 1 and fCLK = 1 MHz s dB dB 1 VREF = 5 VPP, Data = FFFFh, f = 1 kHz en s nV/s -105 f = 1 kHz, BW = 1 Hz 12 dB nV/Hz These parameters are specified by design and not subject to production testing. All ac characteristic tests are performed in a closed-loop system using an THS4011 I-to-V converter amplifier. PARAMETER MEASUREMENT INFORMATION SDI A1 A0 D15 D14 D13 D12 D11 D10 D9 D1 D0 CLK Input REG. LD tCSS CS tds tdh tch tcl tcsh tlds tLDH LDAC tLDAC Figure 1. DAC8812 Timing Diagram 4 Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 PIN CONFIGURATION DAC8812 (TOP VIEW) RFBA VREFA IOUTA AGNDA AGNDB IOUTB VREFB RFBB 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 CLK LDAC MSB VDD DGND CS RS SDI PIN DESCRIPTION PIN NAME DESCRIPTION 1 RFBA Establish voltage output for DAC A by connecting to external amplifier output. 2 VREFA DAC A Reference voltage input terminal. Establishes DAC A full-scale output voltage. Can be tied to VDD pin. 3 IOUTA DAC A Current output. 4 AGNDA DAC A Analog ground. 5 AGNDB DAC B Analog ground. 6 IOUTB DAC B Current output. 7 VREFB DAC B Reference voltage input terminal. Establishes DAC B full-scale output voltage. Can be tied to VDD pin. 8 RFBB Establish voltage output for DAC B by connecting to external amplifier output. 9 SDI Serial data input; data loads directly into the shift register. 10 RS Reset pin; active low input. Input registers and DAC registers are set to all 0s or midscale. Register data = 0x0000 when MSB = 0. Register data = 0x8000 when MSB = 1 for DAC8812. 11 CS Chip-select; active low input. Disables shift register loading when high. Transfers serial register data to input register when CS goes high. Does not affect LDAC operation. 12 DGND 13 VDD Positive power-supply input. Specified range of operation 2.7 V to 5.5 V. 14 MSB MSB bit sets output to either 0 or midscale during a RESET pulse (RS) or at system power-on. Output equals zero scale when MSB = 0 and midscale when MSB = 1. MSB pin can be permanently tied to ground or VDD. 15 LDAC Load DAC register strobe; level sensitive active low. Transfers all input register data to the DAC registers. Asynchronous active low input. See Table 2 for operation. 16 CLK Digital ground. Clock input. Positive edge clocks data into shift register. Submit Documentation Feedback 5 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V At TA = 25C, +VDD = 5 V, unless otherwise noted. Channel A LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 2. Figure 3. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = -40C 0.8 TA = -40C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) 0.2 -0.4 -1.0 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 4. Figure 5. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = +85C 0.8 TA = +85C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) TA = +25C 0.8 DNL (LSB) INL (LSB) DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 Figure 6. 6 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 7. Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V (continued) At TA = 25C, +VDD = 5 V, unless otherwise noted. Channel B LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 8. Figure 9. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = -40C 0.8 TA = -40C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) 0.2 -0.4 -1.0 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 10. Figure 11. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = +85C 0.8 TA = +85C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) TA = +25C 0.8 DNL (LSB) INL (LSB) DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 Figure 12. 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 13. Submit Documentation Feedback 7 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V (continued) At TA = 25C, +VDD = 5 V, unless otherwise noted. SUPPLY CURRENT vs LOGIC INPUT VOLTAGE REFERENCE MULTIPLYING BANDWIDTH 180 VDD = +5.0V 140 6 0 -6 - 12 - 18 - 24 - 30 - 36 - 42 - 48 - 54 - 60 - 66 - 72 - 78 - 84 - 90 - 96 - 102 - 108 - 114 10 120 100 80 60 40 VDD = +2.7V 20 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 0x0000 1 00 10k 10 0k 1M 10M Figure 14. Figure 15. DAC GLITCH DAC SETTLING TIME Code: 7FFFh to 8000h Output Voltage (5V/div) Output Voltage (50mV/div) 1k 100 M Bandwidth (H z ) Logic Input Voltage (V) 8 0xFFFF 0x8000 0x4000 0x2000 0x1000 0x0800 0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001 Attenuation (dB) Supply Current, IDD (mA) 160 Voltage Output Settling Trigger Pulse LDAC Pulse Time (0.2ms/div) Time (0.1ms/div) Figure 16. Figure 17. Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 2.7 V At TA = 25C, +VDD = 2.7 V, unless otherwise noted. Channel A LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 18. Figure 19. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = -40C 0.8 TA = -40C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) 0.2 -0.4 -1.0 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 20. Figure 21. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = +85C 0.8 TA = +85C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) TA = +25C 0.8 DNL (LSB) INL (LSB) DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 Figure 22. 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 23. Submit Documentation Feedback 9 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 2.7 V (continued) At TA = 25C, +VDD = 2.7 V, unless otherwise noted. Channel B LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 24. Figure 25. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = -40C 0.8 TA = -40C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) 0.2 -0.4 -1.0 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 1.0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 26. Figure 27. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = +85C 0.8 TA = +85C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) TA = +25C 0.8 DNL (LSB) INL (LSB) DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 0.2 0 -0.2 0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 8192 16384 24576 32768 40960 49152 57344 65535 Code 0 Figure 28. 10 8192 16384 24576 32768 40960 49152 57344 65535 Code Figure 29. Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 THEORY OF OPERATION CIRCUIT OPERATION The DAC8812 contains two 16-bit, current-output, digital-to-analog converters (DACs). Each DAC has its own independent multiplying reference input. The DAC8812 uses a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous RS pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an LDAC strobe enables two channel simultaneous updates for hardware synchronized output voltage changes. Digital-to-Analog Converters The DAC8812 contains two current-steering R-2R ladder DACs. Figure 30 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The RFBX pin is connected to the output of the external amplifier. The IOUTX terminal is connected to the inverting input of the external amplifier. The AGNDX pin should be Kelvin-connected to the load point in the circuit requiring the full 16-bit accuracy. VDD R R R VREFX RFBX 2R 2R 2R R 5 kW S2 S1 IOUTX AGNDX DGND Digital interface connections omitted for clarity. Switches S1 and S2 are closed, VDD must be powered. Figure 30. Typical Equivalent DAC Channel The DAC is designed to operate with both negative or positive reference voltages. The VDD power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k feedback resistor. If users are attempting to measure the value of RFB, power must be applied to VDD in order to achieve continuity. The DAC output voltage is determined by VREF and the digital data (D) according to Equation 1: D V OUT + *VREF 65536 (1) Note that the output polarity is opposite of the VREF polarity for dc reference voltages. The DAC is also designed to accommodate ac reference input signals. The DAC8812 accommodates input reference voltages in the range of -15 V to 15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 k, 20%. On the other hand, DAC outputs IOUTA and B are code-dependent and produce various output resistances and capacitances. The choice of external amplifier should take into account the variation in impedance generated by the DAC8812 on the amplifiers' inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor, CFB (4 pF to 20 pF typical), may be needed to provide a critically damped output response for step changes in reference input voltages. Submit Documentation Feedback 11 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 Figure 15 shows the gain vs frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the IOUTX and RFBX terminals. In order to maintain good analog performance, power-supply bypassing of 0.01 F, in parallel with 1 F, is recommended. Under these conditions, clean power supply with low ripple voltage capability should be used. Switching power supplies is usually not suitable for this application due to the higher ripple voltage and PSS frequency-dependent characteristics. It is best to derive the DAC8812 5-V supply from the system analog supply voltages (do not use the digital 5-V supply); see Figure 31. 15 V 2R 5V + Analog Power Supply R VDD R R R RFBX VREFX 2R 2R 2R R 5 kW 15 V S2 S1 IOUTX VCC VOUT A1 + AGNDX VEE Load DGND DGND Digital interface connections omitted for clarity. Switches S1 and S2 are closed, VDD must be powered. Figure 31. Recommended Kelvin-Sensed Hookup VREF A B CS EN VDD CLK SDI D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 A0 A1 RFBB 16 DAC A Register R Input Register R DAC A AGNDA RFBB DAC B Register R Input Register R DAC B IOUTB AGNDB DAC A B Set MSB Decode Set MSB Poweron Reset DGND MSB LDAC Figure 32. System Level Digital Interfacing 12 IOUTA Submit Documentation Feedback RS DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 SERIAL DATA INTERFACE The DAC8812 uses a 3-wire (CS, SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8812 is clocked into the serial input register in an 18-bit data-word format. MSB bits are loaded first. Table 1 defines the 18 data-word bits for the DAC8812. Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the Interface Timing specifications of the Electrical Characteristics. Data can only be clocked in while the CS chip select pin is active low. For the DAC8812, only the last 18 bits clocked into the serial register are interrogated when the CS pin returns to the logic high state. Since most microcontrollers output serial data in 8-bit bytes, three right-justified data bytes can be written to the DAC8812. Keeping the CS line low between the first, second, and third byte transfers will result in a successful serial register update. Once the data is properly aligned in the shift register, the positive edge of the CS initiates the transfer of new data to the target DAC register, determined by the decoding of address bits A1 and A0. For the DAC8812, Table 1, Table 2, Table 3, and Figure 1 define the characteristics of the software serial interface. Table 1. Serial Input Register Data Format, Data Loaded MSB First (1) Bit B17 (MSB) B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 (LSB) Data A1 A0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (1) Only the last 18 bits of data clocked into the serial register (address + data) are inspected when the CS line positive edge returns to logic high. At this point an internally-generated load strobe transfers the serial register data contents (bits D15-D0) to the decoded DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8812 shift register are ignored; only the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers. Table 2. Control Logic Truth Table (1) CS CLK LDAC RS MSB H X H H X No effect Latched Latched L L H H X No effect Latched Latched L + H H X Shift register data advanced one bit Latched Latched L H H H X No effect Latched Latched + L H H X No effect Selected DAC updated with current SR contents Latched H X L H X No effect Latched Transparent H X H H X No effect Latched Latched H X + H X No effect Latched Latched H X H L 0 No effect Latched data = 0000h Latched data = 0000h H X H L H No effect Latched data = 8000h Latched data = 8000h (1) SERIAL SHIFT REGISTER INPUT REGISTER DAC REGISTER + = Positive logic transition; X = Do not care Table 3. Address Decode A1 A0 0 0 DAC DECODE None 0 1 DAC A 1 0 DAC B 1 1 DAC A and DAC B Submit Documentation Feedback 13 DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 Figure 33 shows the equivalent logic interface for the key digital control pins for the DAC8812. To Input Register Address Decoder CS A B EN Shift Register CLK SDI Figure 33. DAC8812 Equivalent Logic Interface Two additional pins RS and MSB provide hardware control over the preset function and DAC register loading. If these functions are not needed, the RS pin can be tied to logic high. The asynchronous input RS pin forces all input and DAC registers to either the zero-code state (MSB = 0), or the half-scale state (MSB = 1). POWER ON RESET When the VDD power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state or half-scale, depending on the MSB pin voltage. The VDD power supply should have a smooth positive ramp without drooping, in order to have consistent results, especially in the region of VDD = 1.5 V to 2.3 V. The DAC register data stays at zero or half-scale setting until a valid serial register data load takes place. ESD Protection Circuits All logic-input pins contain back-biased ESD protection zener diodes connected to ground (DGND) and VDD as shown in Figure 34. VDD DIGITAL INPUTS 250 W DGND Figure 34. Equivalent ESD Protection Circuits PCB LAYOUT The DAC8812 is a high-accuracy DAC that can have its performance compromised by grounding and printed circuit board (PCB) lead trace resistance. The 16-bit DAC8812 with a 10-V full-scale range has an LSB value of 153 mV. The ladder and associated reference and analog ground currents for a given channel can be as high as 2 mA. With this 2-mA current level, a series wiring and connector resistance of only 76 m will cause 1 LSB of voltage drop. The preferred PCB layout for the DAC8812 is to have all AGNDX pins connected directly to an analog ground plane at the unit. The noninverting input of each channel I/V converter should also either connect directly to the analog ground plane or have an individual sense trace back to the AGNDX pin connection. The feedback resistor trace to the I/V converter should also be kept short and have low resistance in order to prevent IR drops from contributing to gain error. This attention to wiring ensures the optimal performance of the DAC8812. 14 Submit Documentation Feedback DAC8812 www.ti.com SBAS349B - AUGUST 2005 - REVISED FEBRUARY 2007 APPLICATION INFORMATION The DAC8812, a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output IOUT is the inverse of the input reference voltage at VREF. Some applications require full 4-quadrant multiplying capabilities or bipolar output swing, as shown in Figure 35. An additional external op amp (A2) is added as a summing amp. In this circuit, the first and second amps (A1 and A2) provide a gain of 2X that widens the output span to 20 V. A 4-quadrant multiplying circuit is implemented by using a 10-V offset of the reference voltage to bias A2. According to the following circuit transfer equation (Equation 2), input data (D) from code 0 to full scale produces output voltages of VOUT = -10 V to VOUT = 10 V. V OUT + D * 1 32768 VREF DAC8812 (See Note A) A. Figure represents one channel only. X is channel A or B (i.e. VREF x = VREFA or VREFB). Figure 35. Four-Quadrant Multiplying Application Circuit Cross-Reference The DAC8812 has an industry-standard pinout. Table 4 provides the cross-reference information. Table 4. Cross-Reference PRODUCT INL (LSB) DNL (LSB) SPECIFIED TEMPERATURE RANGE PACKAGE DESCRIPTION PACKAGE OPTION CROSSREFERENCE PART NUMBER DAC8812ICPW 1 1 -40C to 85C 16-Lead Thin Shrink Small-Outline Package TSSOP-16 N/A DAC8812IBPW 2 1 -40C to 85C 16-Lead Thin Shrink Small-Outline Package TSSOP-16 AD5545BRU Submit Documentation Feedback 15 PACKAGE OPTION ADDENDUM www.ti.com 21-May-2010 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) DAC8812IBPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812IBPWG4 ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812IBPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812IBPWRG4 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812ICPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812ICPWG4 ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812ICPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR DAC8812ICPWRG4 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 21-May-2010 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DAC8812IBPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 DAC8812ICPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC8812IBPWR TSSOP PW 16 2000 367.0 367.0 35.0 DAC8812ICPWR TSSOP PW 16 2000 367.0 367.0 35.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated