4-/6-Channel
Digital Potentiometers
AD5204/AD5206
Rev.B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©1999–2009 Analog Devices, Inc. All rights reserved.
FEATURES
256 positions
Multiple independently programmable channels
AD5204—4-channel
AD5206—6-channel
Potentiometer replacement
Terminal resistance of 10 kΩ, 50 kΩ, 100 kΩ
3-wire SPI-compatible serial data input
+2.7 V to +5.5 V single-supply operation; ±2.7 V dual-supply
operation
Power-on midscale preset
APPLICATIONS
Mechanical potentiometer replacement
Instrumentation: gain, offset adjustment
Programmable voltage-to-current conversion
Programmable filters, delays, time constants
Line impedance matching
GENERAL DESCRIPTION
The AD5204/AD5206 provide 4-/6-channel, 256-position
digitally controlled variable resistor (VR) devices. These
devices perform the same electronic adjustment function as a
potentiometer or variable resistor. Each channel of the AD5204/
AD5206 contains a fixed resistor with a wiper contact that taps
the fixed resistor value at a point determined by a digital code
loaded into the SPI-compatible serial-input register. The
resistance between the wiper and either endpoint of the fixed
resistor varies linearly with respect to the digital code transferred
into the VR latch. The variable resistor offers a completely
programmable value of resistance between the A terminal and
the wiper or the B terminal and the wiper. The fixed A-to-B
terminal resistance of 10 k, 50 k, or 100 k has a nominal
temperature coefficient of 700 ppm/°C.
Each VR has its own VR latch that holds its programmed
resistance value. These VR latches are updated from an internal
serial-to-parallel shift register that is loaded from a standard
3-wire serial-input digital interface. Eleven data bits make up
the data-word clocked into the serial input register. The first
three bits are decoded to determine which VR latch is loaded
with the last eight bits of the data-word when the CS strobe is
returned to logic high. A serial data output pin at the opposite
end of the serial register (AD5204 only) allows simple daisy
chaining in multiple VR applications without requiring
additional external decoding logic.
FUNCTIONAL BLOCK DIAGRAMS
D7
D0
A1
W1
B1
V
DD
AD5204
CS
CLK
8
EN
ADDR
DEC
A2
A1
A0
SDI DI
SER
REG
D0
D7
A4
W4
B4
GND
RDAC
LATCH
1
R
D7
D0
RDAC
LATCH
4
R
POWER-ON
PRESET
V
SS
SDO DO
PR
SHDN
0
6884-001
Figure 1.
D7
D0
A1
W1
B1
V
DD
AD5206
CS
CLK
8
EN
ADDR
DEC
A2
A1
A0
SDI
DI
SER
REG
D0
D7
A6
W6
B6
GND
R
D7
D0
RDAC
LATCH
6
RDAC
LATCH
1
R
V
SS
POWER-ON
PRESET
06884-002
Figure 2.
An optional reset (PR) pin forces all the AD5204 wipers to the
midscale position by loading 0x80 into the VR latch.
The AD5204/AD5206 are available in the 24-lead surface-
mount SOIC, TSSOP, and PDIP packages. The AD5204 is also
available in a 32-lead, 5 mm × 5 mm LFCSP package. All parts are
guaranteed to operate over the extended industrial temperature
range of −40°C to +85°C. For additional single-, dual-, and quad-
channel devices, see the AD8400/AD8402/AD8403 data sheets.
AD5204/AD5206
Rev. B | Page 2 of 20
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagrams ............................................................. 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Electrical Characteristics ............................................................. 3
Timing Diagrams .............................................................................. 5
Absolute Maximum Ratings ............................................................ 6
ESD Caution .................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Typical Performance Characteristics ........................................... 10
Operation ......................................................................................... 12
Programming the Variable Resistor ............................................. 13
Rheostat Operation .................................................................... 13
Programming the Potentiometer Divider ................................... 14
Voltage Output Operation......................................................... 14
Digital Interfacing .......................................................................... 15
Test Circuits ..................................................................................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 18
REVISION HISTORY
05/09—Rev. A to Rev. B
Changes to Table 1 ............................................................................ 3
Changes to Absolute Maximum Ratings ....................................... 6
Changes to Figure 7 .......................................................................... 8
Changes to Table 4 ............................................................................ 8
11/07—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Added 32-Lead LFCSP Package........................................ Universal
Changed RBA to RAB ............................................................. Universal
Changes to Absolute Maximum Ratings ....................................... 6
Changes to Operation Section ...................................................... 12
Updated Outline Dimensions ....................................................... 17
Changes to Ordering Guide .......................................................... 18
9/99—Revision 0: Initial Version
AD5204/AD5206
Rev.B | Page 3 of 20
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VDD = 5 V ± 10% or 3 V ± 10%, VSS = 0 V, VA = VDD, VB = 0 V, −40°C < TA < +85°C, unless otherwise noted.
Table 1.
Parameter Symbol Conditions Min Typ1Max Unit
DC CHARACTERISTICS RHEOSTAT MODE2
Resistor Differential NL3R-DNL RWB, VA = no connect −1 ±0.25 +1 LSB
Resistor Nonlinearity Error3
R-INL RWB, VA = no connect −2 ±0.5 +2 LSB
Nominal Resistor Tolerance4ΔRAB TA = 25°C −30 +30 %
Resistance Temperature Coefficient ΔRAB/ΔT VAB = VDD, wiper = no connect 700 ppm/°C
Nominal Resistance Match ΔR/RAB Channel 1 to Channel 2, Channel 3, and
Channel 4, or to Channel 5 and Channel 6;
VAB = VDD
0.25 1.5 %
Wiper Resistance RW IW = 1 V/R, VDD = 5 V 50 100 Ω
DC CHARACTERISTICS POTENTIOMETER
DIVIDER MODE2
Resolution N 8 Bits
Differential Nonlinearity5DNL −1 ±0.25 +1 LSB
Integral Nonlinearity5
INL −2 ±0.5 +2 LSB
Voltage Divider Temperature Coefficient ΔVW/ΔT Code = 0x40 15 ppm/°C
Full-Scale Error VWFSE Code = 0x7F −2 −1 0 LSB
Zero-Scale Error VWZSE Code = 0x00 0 1 2 LSB
RESISTOR TERMINALS
Voltage Range6VA, VB, VW VSS VDD V
Capacitance7 Ax, Bx CA, CB f = 1 MHz, measured to GND, code = 0x40 45 pF
Capacitance7 Wx CW f = 1 MHz, measured to GND, code = 0x40 60 pF
Shutdown Current8IA_SD 0.01 5 μA
Common-Mode Leakage ICM VA = VB = VW = 0, VDD = +2.7 V, VSS = −2.5 V 1 nA
DIGITAL INPUTS AND OUTPUTS
Input Logic High VIH VDD = 5 V/3 V 2.4/2.1 V
Input Logic Low VIL VDD = 5 V/3 V 0.8/0.6 V
Output Logic High VOH RPULL–UP = 1 kΩ to 5 V 4.9 V
Output Logic Low VOL IOL = 1.6 mA, VLOGIC = 5 V 0.4 V
Input Current IIL VIN = 0 V or 5 V ±1 μA
Input Capacitance7
CIL 5 pF
POWER SUPPLIES
Power Single-Supply Range VDD range VSS = 0 V 2.7 5.5 V
Power Dual-Supply Range VDD/VSS range ±2.3 ±2.7 V
Positive Supply Current IDD VIH = 5 V or VIL = 0 V 12 60 μA
Negative Supply Current ISS VSS = −2.5 V, VDD = +2.7 V 12 60 μA
Power Dissipation9PDISS VIH = 5 V or VIL = 0 V 0.3 mW
Power Supply Sensitivity PSS ΔVDD = 5 V ± 10% 0.0002 0.005 %/%
DYNAMIC CHARACTERISTICS7, 10
Bandwidth −3 dB BW_10K RAB = 10 kΩ 721 kHz
BW_50K RAB = 50 kΩ 137 kHz
BW_100K RAB = 100 kΩ 69 kHz
Total Harmonic Distortion THDW VA = 1.414 V rms, VB = 0 V dc, f = 1 kHz 0.004 %
VW Settling Time (10 kΩ/50 kΩ/100 kΩ) tS VA = 5 V, VB = 0 V, ±1 LSB error band 2/9/18 μs
Resistor Noise Voltage eN_WB RWB = 5 kΩ, f = 1 kHz, PR = 0 9 nV/√Hz
AD5204/AD5206
Rev. B | Page 4 of 20
Parameter Symbol Conditions Min Typ1Max Unit
INTERFACE TIMING CHARACTERISTICS7, 11, 12
Input Clock Pulse Width tCH, tCL Clock level high or low 20 ns
Data Setup Time tDS 5 ns
Data Hold Time tDH 5 ns
CLK-to-SDO Propagation Delay13 tPD RL = 2 kΩ , CL < 20 pF 1 150 ns
CS Setup Time tCSS 15 ns
CS High Pulse Width tCSW 40 ns
Reset Pulse Width tRS 90 ns
CLK Fall to CS Fall Setup tCSH0 0 ns
CLK Fall to CS Rise Hold Time tCSH1 0 ns
CS Rise to Clock Rise Setup tCS1 10 ns
1 Typicals represent average readings at 25°C and VDD = 5 V.
2 Applies to all VRs.
3 Resistor position nonlinearity error (R-INL) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions.
R-DNL measures the relative step change from the ideal position between successive tap positions. Parts are guaranteed monotonic. See the test circuit in Figure 28.
IW = VDD/R for both VDD = 3 V and VDD = 5 V.
4 VAB = VDD, wiper (VW) = no connect.
5 INL and DNL are measured at VW with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits
of ±1 LSB maximum are guaranteed monotonic at operating conditions. See the test circuit in Figure 27.
6 Resistor Terminal A, Terminal B, and Wiper W have no limitations on polarity with respect to each other.
7 Guaranteed by design and not subject to production test.
8 Measured at the Ax terminals. All Ax terminals are open circuited in shutdown mode.
9 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
10 All dynamic characteristics use VDD = 5 V.
11 Applies to all parts.
12 See the timing diagrams (Figure 3 to Figure 5) for the location of the measured values. All input control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V)
and timed from a voltage level of 1.5 V. Switching characteristics are measured using both VDD = 3 V and VDD = 5 V.
13 The propagation delay depends on the values of VDD, RL, and CL (see the Operation section).
AD5204/AD5206
Rev.B | Page 5 of 20
TIMING DIAGRAMS
06884-003
SDI
CLK
V
OUT
CS
1
0
1
0
1
0
V
DD
0V
A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
RDAC LAT CH L OAD
Figure 3. Timing Diagram
SDI
(DATA IN)
SDO
(DATA OUT)
1
0
1
0
1
0
1
0
V
DD
0V
CLK
CS
V
OUT
Ax OR D x Ax OR Dx
Ax OR Dx Ax OR Dx
t
CSS
t
DH
t
PD_MAX
t
CSH0
±1 LSB ERROR BAN D
±1 LSB
t
CSH1
t
CH
t
CSW
t
S
t
CL
t
DS
t
CS1
06884-004
Figure 4. Detailed Timing Diagram
±1 LSB
±1 LSB E RROR BAND
1
0
V
DD
0V
V
OUT
t
RS
t
S
PR
0
6884-005
Figure 5. AD5204 Preset Timing Diagram
AD5204/AD5206
Rev. B | Page 6 of 20
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 2.
Parameter Rating
VDD to GND −0.3 V to +7 V
VSS to GND 0 V to −7 V
VDD to VSS 7 V
VA, VB, VW to GND VSS, VDD
IA, IB, IW
Pulsed1 ±20 mA
Continuous
10 kΩ End-to-End Resistance ±11 mA
50 kΩ and 100 kΩ End-to-End Resistance ±2.5 mA
Digital Input and Output Voltage to GND 0 V to +7 V
Operating Temperature Range −40°C to +85°C
Maximum Junction Temperature (TJ max) 150°C
Storage Temperature −65°C to +150°C
Reflow Soldering
Peak Temperature 260°C
Time at Peak Temperature 20 sec to 40 sec
Package Power Dissipation (TJ max − TA)/θJA
Thermal Resistance, θJA2
PDIP (N-24-1) 63°C/W
SOIC (RW-24) 52°C/W
TSSOP (RU-24) 50°C/W
LFCSP (CP-32-3) 32.5°C/W
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
1 Maximum terminal current is bounded by the maximum current handling of
the switches, maximum power dissipation of the package, and maximum
applied voltage across any two of the A, B, and W terminals at a given
resistance.
2 Thermal resistance (JEDEC 4-layer (2S2P) board). Paddle soldered to board.
AD5204/AD5206
Rev.B | Page 7 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
NC
1
NC
2
GND
3
CS
4
B4
24
W4
23
A4
22
B2
21
PR
5
V
DD 6
SHDN
7
W2
20
A2
19
A1
18
SDI
8
W1
17
CLK
9
B1
16
SDO
10
A3
15
V
SS 11
W3
14
NC
12
B3
13
AD5204
TOP VIEW
(No t t o S cale)
NC = NO CONNECT
06884-006
Figure 6. AD5204 SOIC/TSSOP/PDIP Pin Configuration
Table 3. AD5204 SOIC/TSSOP/PDIP Pin Function Descriptions
Pin No. Name Description
1, 2, 12 NC Not Connected.
3 GND Ground.
4 CS Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the address
bits, and then it is loaded into the target RDAC latch.
5 PR Preset to Midscale (Active Low). This pin sets the RDAC registers to 0x80.
6 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V.
7 SHDN Terminal A Open-Circuit Shutdown (Active Low Input). This pin controls VR 1 through VR 4.
8 SDI Serial Data Input. Data is input MSB first.
9 CLK Serial Clock Input. This pin is positive edge triggered.
10 SDO Serial Data Output. This pin is an open-drain transistor and requires a pull-up resistor.
11 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V.
13 B3 Terminal B RDAC 3.
14 W3 Wiper RDAC 3. Address = 0102.
15 A3 Terminal A RDAC 3.
16 B1 Terminal B RDAC 1.
17 W1 Wiper RDAC 1. Address = 0002.
18 A1 Terminal A RDAC 1.
19 A2 Terminal A RDAC 2.
20 W2 Wiper RDAC 2. Address = 0012.
21 B2 Terminal B RDAC 2.
22 A4 Terminal A RDAC 4.
23 W4 Wiper RDAC 4. Address = 0112.
24 B4 Terminal B RDAC 4.
AD5204/AD5206
Rev. B | Page 8 of 20
NC
NC
NC
NC
B3
A3
W3
NC
NC
NC
NC
B4
W4
A4
NC
NOTES
1. N C = NO CONN ECT .
2. THE LFCSP PACKAGE HAS AN EXPOSED
PADDLE THAT S HOULD BE CONNECTE D TO
GND AND T HE ASSOCIATE D PCB
GROUND PLATE.
NC
B1
W1
A1
A2
W2
NC
B2
SDO
CLK
SDI
SHDN
PR
CS
GND
1
2
3
4
5
6
7
8
23
22
21
18
19
20
24
17
910 11 12 13 14 15 16
32 31 30 29 28 27 26 25
AD5204
TOP VIEW
(Not to Scale)
V
DD
V
SS
06884-053
PIN 1
INDICATOR
Figure 7. AD5204 LFCSP Pin Configuration
Table 4. AD5204 LFCSP Pin Function Descriptions
Pin No. Name Description
1 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V.
2 to 5, 9,
16, 17,
21 to 24
NC Not Connected.
6 B3 Terminal B RDAC 3.
7 W3 Wiper RDAC 3. Address = 0102.
8 A3 Terminal A RDAC 3.
10 B1 Terminal B RDAC 1.
11 W1 Wiper RDAC 1. Address = 0002.
12 A1 Terminal A RDAC 1.
13 A2 Terminal A RDAC 2.
14 W2 Wiper RDAC 2. Address = 0012.
15 B2 Terminal B RDAC 2.
18 A4 Terminal A RDAC 4.
19 W4 Wiper RDAC 4. Address = 0112.
20 B4 Terminal B RDAC 4.
25 GND Ground.
26 CS Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the address
bits, and then it is loaded into the target RDAC latch.
27 PR Preset to Midscale (Active Low). This pin sets the RDAC registers to 0x80.
28 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V.
29 SHDN Terminal A Open-Circuit Shutdown (Active Low Input). This pin controls VR 1 through VR 4.
30 SDI Serial Data Input. Data is input MSB first.
31 CLK Serial Clock Input. This pin is positive edge triggered.
32 SDO Serial Data Output. This pin is an open-drain transistor and requires a pull-up resistor.
AD5204/AD5206
Rev.B | Page 9 of 20
A6
1
W6
2
B6
3
GND
4
B4
24
W4
23
A4
22
B2
21
CS
5
V
DD 6
SDI
7
W2
20
A2
19
A1
18
CLK
8
W1
17
V
SS 9
B1
16
B5
10
A3
15
W5
11
W3
14
A5
12
B3
13
AD5206
TOP V IEW
(Not to Scale)
NC = NO CONN E CT
06884-019
Figure 8. AD5206 SOIC/TSSOP/PDIP Pin Configuration
Table 5. AD5206 Pin Function Descriptions
Pin No. Name Description
1 A6 Terminal A RDAC 6.
2 W6 Wiper RDAC 6. Address = 1012.
3 B6 Terminal B RDAC 6.
4 GND Ground.
5 CS Chip Select Input (Active Low). When CS returns high, data in the serial input register is decoded based on the
address bits, and then it is loaded into the target RDAC latch.
6 VDD Positive Power Supply. This pin is specified for operation at both 3 V and 5 V. It is the sum of |VDD| + |VSS| < 5.5 V.
7 SDI Serial Data Input. Data is input MSB first.
8 CLK Serial Clock Input. This pin is positive edge triggered.
9 VSS Negative Power Supply. This pin is specified for operation at both 0 V and −2.7 V. It is the sum of |VDD| + |VSS| < 5.5 V.
10 B5 Terminal B RDAC 5.
11 W5 Wiper RDAC 5. Address = 1002.
12 A5 Terminal A RDAC 5.
13 B3 Terminal B RDAC 3.
14 W3 Wiper RDAC 3. Address = 0102.
15 A3 Terminal A RDAC 3.
16 B1 Terminal B RDAC 1.
17 W1 Wiper RDAC 1. Address = 0002.
18 A1 Terminal A RDAC 1.
19 A2 Terminal A RDAC 2.
20 W2 Wiper RDAC 2. Address = 0012.
21 B2 Terminal B RDAC 2.
22 A4 Terminal A RDAC 4.
23 W4 Wiper RDAC 4. Address = 0112.
24 B4 Terminal B RDAC 4.
AD5204/AD5206
Rev. B | Page 10 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
120
110
30
70
60
50
40
90
80
100
V
DD
/V
SS
= ±2.7V
–3.0 –2.0 –1.0 0 1.0 2.0 3.0 4.0 5.0 6.0
SWITCH RE S IST ANCE (Ω)
COM MON MO DE ( V )
V
DD
/V
SS
= 5.5V /0V
V
DD
/V
SS
= 2. 7V/0V
06884-007
–4
–2
0
50kΩ
100kΩ
10kΩ
V
DD
= ±2.7V
V
SS
= –2.7V
V
A
= 100mV rms
DATA =
0x
80
1k 10k 100k 1M
NORMAL I ZED G AI N (d B)
FREQUENCY ( Hz)
OP42
V
A
06884-010
Figure 9. Incremental On Resistance of the Wiper vs. Voltage Figure 12. −3 dB Bandwidth vs. Terminal Resistance,
±2.7 V Dual-Supply Operation
100 1k 10k 100k
GAIN (dB)
FREQUENCY (Hz )
50kΩ
100kΩ
10kΩ
V
A
OP42
V
B
= 0V
V
DD
= +2.7V
V
SS
= –2.7V
V
A
= 100mV rms
DATA = 0x80
T
A
= 25°C
–
5.99
–6.09
–6.08
–6.07
–6.06
–6.05
–6.04
–6.03
–6.02
–6.01
–6.00
0
6884-008
1k 10k 100k 1M
GAIN (dB)
FREQ UE NCY (Hz )
0
–60
–54
–48
–42
–36
–30
–24
–18
–12
–6
DATA = 0x80
DATA = 0x40
DATA = 0x20
DATA = 0x10
DATA = 0x08
DATA = 0x04
DATA = 0x02
DATA = 0x01
V
DD
= +2.7V
V
SS
= –2. 7V
V
A
= 100mV r ms
T
A
= 25°C
V
A
OP42
06884-011
Figure 10. Gain Flatness vs. Frequency Figure 13. Bandwidth vs. Code, 10 kΩ Version
1k 10k 100k 1M
GAIN (dB)
FREQ UE NCY (Hz )
0
–60
–54
–48
–42
–36
–30
–24
–18
–12
–6 DATA = 0 x80
DATA = 0 x40
DATA = 0 x20
DATA = 0 x10
DATA = 0 x08
DATA = 0 x04
DATA = 0 x02
DATA = 0x01
V
DD
= +2.7V
V
SS
= –2. 7V
V
A
= 100mV r ms
T
A
= 25°C
V
A
OP42
06884-012
–4
–2
0
50kΩ
100kΩ
10kΩ
1k 10k 100k 1M
NORMALIZED G AIN (dB)
FREQUENCY (Hz )
OP42
+1.5V
2.7V
V
DD
= 2. 7V
V
SS
= 0V
V
A
= 100mV rms
DAT A =
0x80
T
A
= 25°C
0
6884-009
Figure 11. −3 dB Bandwidth vs. Terminal Resistance,
2.7 V Single-Supply Operation
Figure 14. Bandwidth vs. Code, 50 kΩ Version
AD5204/AD5206
Rev.B | Page 11 of 20
1k 10k 100k 1M
GAIN (dB)
FREQUENCY (Hz )
0
–60
–54
–48
–42
–36
–30
–24
–18
–12
–6 DATA = 0x80
DATA = 0x40
DATA = 0x20
DATA = 0x10
DATA = 0x08
DATA = 0x04
DATA = 0x02
DATA = 0x01
V
DD
= +2.7V
V
SS
= –2. 7V
V
A
= 100mV rm s
T
A
= 25°C
V
A
OP42
06884-013
Figure 15. Bandwidth vs. Code, 100 kΩ Version
123456
TRIP POINT (V)
SUPPLY VOLTAGE VDD (V)
DUAL SUPPLY
V
SS
= 0V
SINGLE SUPPL Y
V
DD
= V
SS
2.5
2.0
0
1.5
1.0
0.5
06884-014
Figure 16. Digital Input Trip Point vs. Supply Voltage
100
0.001
0.01
0.1
1
10
0123456
SUPPLY CURRENT (mA)
INCREM ENTAL INPUT LOGIC V OLTAGE (V)
I
SS
AT V
DD
/V
SS
= ±2.7V T
A
= 25° C
I
DD
AT V
DD
/V
SS
= ±2.7V
I
DD
AT V
DD
/V
SS
= 2. 7V/0V
I
DD
AT V
DD
/V
SS
= 5.5V / 0V
06884-015
Figure 17. Supply Current vs. Input Logic Voltage
8
7
6
5
4
3
2
1
0
10k 100k 1M 10M
SUPPLY CURRENT (mA)
FREQ UE NCY (Hz )
I
DD
, V
DD
/V
SS
= 5. 5V /0V, DATA = 0x55
I
SS
, V
DD
/V
SS
= ±2. 7V, DATA = 0x55
I
SS
, V
DD
/V
SS
= ±2.7V, DATA = 0xFF
I
DD
, V
DD
/V
SS
= 5V/0V, DATA = 0xFF
I
DD
, V
DD
/V
SS
= 2. 7V /0V, DATA = 0xFF
I
DD
, V
DD
/V
SS
= ±2.7V/0V, DATA = 0x55
T
A
= 25°C
06884-016
Figure 18. Supply Current vs. Clock Frequency
60
0
10
20
30
40
50
10 100 1k 10k 100k
PSRR (dB)
FREQ UE NCY (Hz )
T
A
= 25°C
V
DD
= 5. 0V ± 10%
V
DD
= 3. 0V ± 10%
V
SS
= –3.0V ± 10%
06884-017
Figure 19. Power Supply Rejection vs. Frequency
1
V
DD
= +2.7V
V
SS
= –2.7V
T
A
= 25°C
R
AB
= 10kΩ
NONI NVE RT I NG T ES T CI RCUI T
INVE RTING TE ST CI RCUIT
0.0001
0.001
0.01
0.1
10 100 1k 10k 100k
THD + NO ISE ( %)
FREQUENCY (Hz )
0
6884-018
Figure 20. Total Harmonic Distortion Plus Noise vs. Frequency
AD5204/AD5206
Rev. B | Page 12 of 20
OPERATION
The AD5204 provides a 4-channel, 256-position digitally
controlled VR device, and the AD5206 provides a 6-channel,
256-position digitally controlled VR device. Changing the pro-
grammed VR settings is accomplished by clocking an 11-bit
serial data-word into the SDI pin. The format of this data-word
is three address bits, MSB first, followed by eight data bits, MSB
first. Table 6 provides the serial register data-word format.
Table 6. Serial Data-Word Format
Address Data
B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0
A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
MSB LSB MSB LSB
210 28 27 2
0
See Table 1 0 for the AD5204/AD5206 address assignments to
decode the location of the VR latch receiving the serial register
data in Bit B7 through Bit B0. The VR outputs can be changed
one at a time in random sequence. The AD5204 presets to
midscale by asserting the PR pin, simplifying fault condition
recovery at power up. Both parts have an internal power-on
preset that places the wiper in a preset midscale condition at
power on. In addition, the AD5204 contains a power shutdown pin
(SHDN) that places the RDAC in a zero power consumption
state, where terminals Ax are open circuited and wipers Wx are
connected to terminals Bx, resulting in only leakage currents
being consumed in the VR structure. In shutdown mode, the
VR latch settings are maintained so that the VR settings return
to their previous resistance values when the device is returned
to operational mode from power shutdown.
D7
D6
D5
D4
D3
D2
D1
D0
RDAC
LATCH
AND
DECODER
Ax
Wx
Bx
R
S
S
HDN
R
S
R
S
R
S
06884-044
Figure 21. AD5204/AD5206 Equivalent RDAC Circuit
AD5204/AD5206
Rev.B | Page 13 of 20
PROGRAMMING THE VARIABLE RESISTOR
RHEOSTAT OPERATION
The nominal resistance of the RDAC between Terminal A and
Terminal B is available with values of 10 k, 50 k, and 100 k.
The last digits of the part number determine the nominal
resistance value; for example, 10 k = 10 and 100 k = 100.
The nominal resistance (RAB) of the VR has 256 contact points
accessed by the wiper terminal, plus Terminal B contact. The
8-bit data-word in the RDAC latch is decoded to select one of
the 256 possible settings. The first connection of the wiper starts
at Terminal B for the 0x00 data. This Terminal B connection has a
wiper contact resistance of 45 . The second connection (for a
10 k part) is the first tap point, located at 84  [= RAB (nominal
resistance)/256 + RW = 84  + 45 ] for the 0x01 data. The
third connection is the next tap point, representing 78 + 45 =
123  for the 0x02 data. Each LSB data value increase moves
the wiper up the resistor ladder until the last tap point is
reached at 10,006 . The wiper does not directly connect to
Terminal A. See Figure 21 for a simplified diagram of the
equivalent RDAC circuit.
The general transfer equation determining the digitally
programmed output resistance between the Wx and Bx
terminals is
RWB (Dx) = (Dx)/256 × RAB + RW (1)
where Dx is the data contained in the 8-bit RDACx latch, and
RAB is the nominal end-to-end resistance.
For example, when VB = 0 V and Terminal A is open circuited, the
output resistance values are set as outlined in Table 7 for the
RDAC latch codes (applies to the 10 kΩ potentiometer).
Table 7. Output Resistance Values for the RDAC Latch Codes—
VB = 0 V and Terminal A = Open Circuited
D (Dec) RWB (Ω) Output State
255 10006 Full scale
128 5045 Midscale (PR = 0 condition)
1 84 1 LSB
0 45 Zero scale (wiper contact resistance)
In the zero-scale condition, a finite total wiper resistance of 45 
is present. Regardless of which setting the part is operating in,
care should be taken to limit the current between Terminal A to
Ter mina l B, Wi pe r W to Term i na l A , a nd Wip er W to Ter mi na l
B, to the maximum continuous current of ±5.65 mA(10 k) or
±1.35 mA(50 k and 100 k) or pulse current of ±20 mA.
Otherwise, degradation or possible destruction of the internal
switch contact, can occur.
Like the mechanical potentiometer that the RDAC replaces,
the RDAC is completely symmetrical. The resistance between
Wiper W and Terminal A produces a digitally controlled
resistance, RWA . When these terminals are used, Terminal B
should be tied to the wiper. Setting the resistance value for RWA
starts at a maximum value of resistance and decreases as the
data loaded to the latch is increased in value. The general
transfer equation for this operation is
RWA (Dx) = (256 − Dx)/256 × RAB + RW (2)
where Dx is the data contained in the 8-bit RDACx latch, and
RAB is the nominal end-to-end resistance.
For example, when VA = 0 V and Terminal B is tied to Wiper W,
the output resistance values outlined in Table 8 are set for the
RDAC latch codes.
Table 8. Output Resistance Values for the RDAC Latch Codes—
VA = 0 V and Terminal B Tied to Wiper W
D (DEC) RWA (Ω) Output State
255 84 Full scale
128 5045 Midscale (PR = 0 condition)
1 10006 1 LSB
0 10045 Zero scale
The typical distribution of RAB from channel to channel matches
to within ±1%. However, device-to-device matching is process
lot dependent, having a ±30% variation. The change in RAB in
terms of temperature has a 700 ppm/°C temperature coefficient.
AD5204/AD5206
Rev. B | Page 14 of 20
PROGRAMMING THE POTENTIOMETER DIVIDER
VOLTAGE OUTPUT OPERATION
The digital potentiometer easily generates an output voltage
proportional to the input voltage applied to a given terminal.
For example, connecting Terminal A to 5 V and Terminal B to
ground produces an output voltage at the wiper that can be any
value from 0 V up to 1 LSB less than +5 V. Each LSB of voltage
is equal to the voltage applied across Terminal A and Terminal B
divided by the 256-position resolution of the potentiometer
divider. The general equation defining the output voltage with
respect to ground for any given input voltage applied to
Terminal A and Terminal B is
VW (Dx) = Dx/256 × VAB + VB (3)
Operation of the digital potentiometer in the divider mode
results in more accurate operation over temperature. In this
mode, the output voltage is dependent on the ratio of the
internal resistors, not the absolute value; therefore, the drift
improves to 15 ppm/°C.
PR
A1
W1
B1
V
DD
CS
CLK
SDO*
D7
D0
RDAC
LATCH
4/6
R
A4/A6
W4/W6
B4/B6
D7
D0
EN
ADDR
DEC
A1
A2
A0
D7
SDI
DO
DI
SER
REG
D0
SHDN*
DGND
8
*AD5204 ONLY
RDAC
LATCH
1
R
AD5204/AD5206
06884-047
Figure 22. Block Diagram
AD5204/AD5206
Rev.B | Page 15 of 20
DIGITAL INTERFACING
The AD5204/AD5206 each contain a standard 3-wire serial
input control interface. The three inputs are clock (CLK), chip
select input (CS), and serial data input (SDI). The positive-
edge-sensitive CLK input requires clean transitions to avoid
clocking incorrect data into the serial input register. Standard
logic families work well. If mechanical switches are used for
product evaluation, they should be debounced by a flip-flop or
by other suitable means. shows more detail of the
internal digital circuitry. When
Figure 22
CS is taken active low, the clock
loads data into the serial register on each positive clock edge
(see ). When using a positive (VDD) and negative (VSS)
supply voltage, the logic levels are still referenced to digital
ground (GND).
Tabl e 9
The serial data output (SDO) pin contains an open-drain
n-channel FET. This output requires a pull-up resistor to transfer
data to the SDI pin of the next package. The pull-up resistor
termination voltage can be larger than the VDD supply of the
AD5204. For example, the AD5204 can operate at VDD = 3.3 V,
and the pull-up for the interface to the next device can be set at
5 V. This allows for daisy chaining several RDACs from a
single-processor serial data line.
If a pull-up resistor is used to connect the SDI pin of the
next device in the series, the clock period must be increased.
Capacitive loading at the daisy-chain node (where SDO and
SDI are connected) between the devices must be accounted for
to successfully transfer data. When daisy chaining is used, the
CS should be kept low until all the bits of every package are
clocked into their respective serial registers, ensuring that the
address bits and data bits are in the proper decoding locations.
This requires 22 bits of address and data complying to the data-
word format outlined in if two AD5204 4-channel RDACs
are daisy-chained. During shutdown (
Table 6
SHDN), the SDO output
pin is forced to the off (logic high state) position to disable power
dissipation in the pull-up resistor. See for the equivalent
SDO output circuit schematic.
Figure 24
Table 9. Input Logic Control Truth Table1
CLK CS PR SHDN Register Activity
L L H H No SR effect; enables SDO pin.
P L H H Shift one bit in from the SDI pin. The
11th bit entered is shifted out of the
SDO pin.
X P H H Load SR data into the RDAC latch
based on A2, A1, A0 decode (Table 10).
X H H H No operation.
X X L H Sets all RDAC latches to midscale;
wiper centered and SDO latch
cleared.
X H P H Latches all RDAC latches to 0x80.
X H H L Open circuits all A resistor terminals,
connects Wiper W to Terminal B, and
turns off the SDO output transistor.
1 P = positive edge, X = don’t care, SR = shift register.
Table 10. Address Decode Table
A2 A1 A0 Latch Decoded
0 0 0 RDAC 1
0 0 1 RDAC 2
0 1 0 RDAC 3
0 1 1 RDAC 4
1 0 0 RDAC 5 AD5206 only
1 0 1 RDAC 6 AD5206 only
The data setup and data hold times in the specification table
determine the data valid time requirements. The last 11 bits of
the data-word entered into the serial register are held when CS
returns high. When CS goes high, the address decoder is gated,
enabling one of four or six positive-edge-triggered RDAC
latches (see for details). Figure 23
ADDR
DECODE
RDAC 1
RDAC 2
RDAC 4/
RDAC 6
SERIAL
REGISTER
A
D5204/AD5206
SDI
CLK
CS
06884-048
Figure 23. Equivalent Input Control Logic
The target RDAC latch is loaded with the last eight bits of the
serial data-word, completing one DAC update. Four separate
8-bit data-words must be clocked in to change all four VR
settings.
SERIAL
REGISTER
SDI
CK RS
D
SHDN
CS
CLK
PR
SDO
GND
Q
06884-049
Figure 24. Detail SDO Output Schematic of the AD5204
All digital pins (CS, SDI, SDO, PR, SHDN, and CLK) are
protected with a series input resistor and a parallel Zener ESD
structure (see ). Figure 25
AD5204/AD5206
Rev. B | Page 16 of 20
TEST CIRCUITS
340kΩ
V
SS
LOGIC
06884-050
Figure 25. ESD Protection of Digital Pins
A, B, W
06884-051
V
SS
Figure 26. ESD Protection of Resistor Terminals
V+
DUT
V
MS
A
B
W
V+ = V
DD
1LSB = V+/256
06884-036
Figure 27. Potentiometer Divider Nonlinearity Error Test Circuit (INL, DNL)
DUT
V
MS
A
B
W
NO CONNECT
I
W
06884-037
Figure 28. Resistor Position Nonlinearity Error
(Rheostat Operation; R-INL, R-DNL)
V+ A
B
W
DUT
I
MS
V
MS
I
W
=
1V/R
NOMINAL
I
W
V
W
V+ V
DD
R
W
=
WHERE V
W1
= V
MS
WHEN I
W
= 0
AND V
W2
= V
MS
WHEN I
W
= 1/R
V
W2
– [V
W1
+ I
W
(R
AW
II R
BW
)]
0
6884-052
Figure 29. Wiper Resistance Test Circuit
V+ A
B
W
~
V
A
V
MS
V
DD
V+ = V
DD
± 10%
PSRR (dB) = 20 lo g ΔV
MS
ΔV
DD
PSS (%/%) = ΔV
MS
%
ΔV
DD
%
( )
0
6884-039
Figure 30. Power Supply Sensitivity Test Circuit (PSS, PSRR)
A
V
IN
OFFS E T BIAS
OP279
5V V
OUT
DUT
W
OFFSET
GND
B
0
6884-040
Figure 31. Inverting Programmable Gain Test Circuit
A
V
IN
OF FSET BI AS
OP279
5
V
V
OUT
DUT
W
OFFSET
GND B
06884-041
Figure 32. Noninverting Programmable Gain Test Circuit
B
A
V
IN
2.5V
+15V
V
OUT
DUT W
–15V
FFSET
GND
OP42
0
6884-042
Figure 33. Gain vs. Frequency Test Circuit
DUT
ISW
B
W
VSS TO VDD
RSW =0.1
V
ISW
CODE =
0x00
0.1V
+
–
06884-043
Figure 34. Incremental On-Resistance Test Circuit
AD5204/AD5206
Rev.B | Page 17 of 20
OUTLINE DIMENSIONS
CONT ROLLING DIMENSI ONS ARE IN INCHES ; MIL LI M E TER DI M E NS IONS
(IN PARENTHE S E S) ARE ROUNDED-OFF I NCH EQUIVALENTS FOR
REFE RE NCE ONLY AND ARE NOT APPROP RIATE FO R US E IN DESIGN.
CORNER LEADS MAY BE CO NFIGURED AS WHOLE OR HALF L EADS.
COM PLI ANT TO JEDEC STANDARDS MS-001
071006-A
0.022 (0.56)
0.018 (0.46)
0.014 (0.36)
0.150 ( 3.81)
0.130 ( 3.30)
0.115 (2. 92)
0.070 (1.78)
0.060 (1.52)
0.045 (1.14)
24
112
13
0.100 ( 2.54)
BSC
1.280 (32.51)
1.250 (31.75)
1.230 (31.24)
0.210 ( 5.33)
MAX
SEATING
PLANE
0.015
(0.38)
MIN
0.005 ( 0 .13)
MIN
0.280 ( 7.11)
0.250 ( 6.35)
0.240 ( 6.10)
0.060 ( 1 .52)
MAX
0.430 ( 10.92)
MAX
0.014 ( 0.36)
0.010 ( 0.25)
0.008 ( 0.20)
0.325 ( 8.26)
0.310 ( 7.87)
0.300 ( 7.62)
0.015 (0.38)
GAUGE
PLANE
0.195 (4.95)
0.130 (3.30)
0.115 (2.92)
Figure 35. 24-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body
(N-24-1)
Dimensions shown in inches and (millimeters)
COMP LIANT TO JE DEC STANDARDS MS -013-AD
CONT ROLLING DIM E NS IONS ARE I N M ILLIM E TERS; INCH DIM E NSIO NS
(IN PARENTHE S ES ) ARE ROUNDED-OFF MI LL IMETER EQUIVAL ENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
15.60 (0.6142 )
15.20 (0.5984 )
0.30 ( 0 .0 118)
0.10 ( 0 .0039)
2.65 (0.1043)
2.35 (0.0925)
10.65 (0.4193)
10.00 (0.3937)
7.60 ( 0.2992)
7.40 ( 0.2913)
0.75 (0.0295)
0.25 (0.0098)
45°
1.27 ( 0.0500)
0.40 ( 0.0157)
COPLANARITY
0.10 0.33 (0 .0130)
0.20 ( 0 .0079)
0.51 ( 0.0201)
0.31 ( 0.0122)
SEATING
PLANE
8°
0°
24 13
12
1
1.27 ( 0.0500)
BSC
060706-A
Figure 36. 24-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-24)
Dimensions shown in millimeters and (inches)
AD5204/AD5206
Rev. B | Page 18 of 20
24 13
121
6.40 BSC
4.50
4.40
4.30
PIN 1
7.90
7.80
7.70
0.15
0.05
0.30
0.19
0.65
BSC 1.20
MAX
0.20
0.09
0.75
0.60
0.45
8°
0°
SEATING
PLANE
0.10 COPLANARITY
COMPLIANT TO JEDEC STANDARDS MO-153-AD
Figure 37. 24-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-24)
Dimensions shown in millimeters
COMP LIANT T O JEDE C STANDARDS MO-220- V HHD- 2
0.30
0.23
0.18
0.20 RE F
0.80 M A X
0.65 TYP
0.05 M A X
0.02 NOM
12° MAX
1.00
0.85
0.80 SEATING
PLANE
COPLANARITY
0.08
1
32
8
9
25
24
16
17
0.50
0.40
0.30
3.50 REF
0.50
BSC
PIN 1
INDICATOR TOP
VIEW
5.00
BSC SQ
4.75
BSC SQ 3.45
3.30 SQ
3.15
PIN 1
INDICATOR
0.60 M A X
0.60 M A X
0.25 M IN
EXPOSED
PAD
(BOTTOM VIEW)
112408-A
FOR P RO PE R CONNE CTI ON OF
THE EXPOSED PAD, REFER TO
THE P IN CONFIGURAT ION AND
FUNCT ION DE S CRIPT IONS
SECT ION OF THIS DATA SHEE T .
Figure 38. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
5 mm × 5 mm Body, Very Thin Quad
(CP-32-3)
Dimensions shown in millimeters
ORDERING GUIDE
Model1 kΩ Temperature Range Package Description Package Option
AD5204BN10 10 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5204BR10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BR10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRZ10 210 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRZ10-REEL2
10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRU10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRU10-REEL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ102 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ10-REEL72
10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BCPZ10-REEL2
10 −40°C to +85°C 32-Lead Frame Chip Scale Package [LFCSP_VQ] CP-32-3
AD5204BCPZ10-REEL72
10 −40°C to +85°C 32-Lead Frame Chip Scale Package [LFCSP_VQ] CP-32-3
AD5204BN50 50 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5204BR50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BR50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRZ502
50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204/AD5206
Rev.B | Page 19 of 20
Model1 kΩ Temperature Range Package Description Package Option
AD5204BRZ50-REEL2
50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRU50 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRU50-REEL 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRU50-REEL7 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ502 50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ50-REEL72
50 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BN100 100 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5204BR100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BR100-REEL 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRZ1002 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRZ100-REEL2
100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5204BRU100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRU100-REEL7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ1002 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5204BRUZ100-R72
100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BN10 10 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5206BR10 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BR10-REEL 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRZ102 10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRZ10-REEL2
10 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRU10 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRU10-REEL 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRU10-REEL7 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRUZ102 10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRUZ10-RL72
10 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BN50 50 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5206BR50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BR50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRZ502 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRU50 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRU50-REEL 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRU50-REEL7 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRUZ502 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRUZ50-REEL72 50 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BN100 100 −40°C to +85°C 24-Lead Plastic Dual In-Line Package [PDIP] N-24-1
AD5206BR100 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BR100-REEL 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRZ1002 100 −40°C to +85°C 24-Lead Standard Small Outline Package [SOIC_W] RW-24
AD5206BRU100 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRU100-REEL7 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRUZ1002 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
AD5206BRUZ100-RL72 100 −40°C to +85°C 24-Lead Thin Shrink Small Outline Package [TSSOP] RU-24
1 The AD5204/AD5206 each contain 5,925 transistors. Die size is 92 mil × 114 mil, or 10,488 sq. mil.
2 Z = RoHS Compliant Part.
AD5204/AD5206
Rev. B | Page 20 of 20
NOTES
©1999–2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D06884-0-5/09(B)