ADC084S051EVAL - National Semiconductor

August 4, 2008

ADC084S051

4 Channel, 200 ksps to 500 ksps, 8-Bit A/D Converter

General Description

The ADC084S051 is a low-power, four-channel CMOS 8-bit

analog-to-digital converter with a high-speed serial interface.

Unlike the conventional practice of specifying performance at

a single sample rate only, the ADC084S051 is fully specified

over a sample rate range of 500 ksps to 1 Msps. The con-

verter is based on a successive-approximation register archi-

tecture with an internal track-and-hold circuit. It can be

configured to accept up to four input signals at inputs IN1

through IN4.

The output serial data is straight binary, and is compatible with

several standards, such as SPI™, QSPI™, MICROWIRE,

and many common DSP serial interfaces.

The ADC084S051 operates with a single supply, that can

range from +2.7V to +5.25V. Normal power consumption us-

ing a +3V or +5V supply is 2.2 mW and 7.1 mW, respectively.

The power-down feature reduces the power consumption to

just 0.12 µW using a +3V supply, or 0.35 µW using a +5V

supply.

The ADC084S051 is packaged in a 10-lead MSOP package.

Operation over the industrial temperature range of −40°C to

+85°C is guaranteed.

Features

■Specified over a range of sample rates.

■Four input channels

■Variable power management

■Single power supply with 2.7V - 5.25V range

Key Specifications

■DNL ±0.09 LSB (typ)

■INL + 0.12/−-0.062 LSB (typ)

■SNR 49.6 dB (typ)

■Power Consumption

■—3V Supply 2.2 mW (typ)

—5V Supply 7.1 mW (typ)

Applications

■Portable Systems

■Remote Data Acquisition

■Instrumentation and Control Systems

Pin-Compatible Alternatives by Resolution and Speed

All devices are fully pin compatible.

Resolution Specified for Sample Rate Range of:

50 to 200 ksps 200 to 500 ksps 500 ksps to 1Msps

12-bit ADC124S021 ADC124S051 ADC124S101

10-bit ADC104S021 ADC104S051 ADC104S101

8-bit ADC084S021 ADC084S051 ADC084S101

Connection Diagram

20111405

TRI-STATE® is a trademark of National Semiconductor Corporation

QSPI™ and SPI™ are trademarks of Motorola, Inc.

ADC084S051 4 Channel, 200 ksps to 500 ksps, 8-Bit A/D Converter

Ordering Information

Order Code Temperature Range Description Top Mark

ADC084S051CIMM −40°C to +85°C 10-Lead MSOP Package X10C

ADC084S051CIMMX −40°C to +85°C 10-Lead MSOP Package, Tape & Reel X10C

ADC084S051EVAL Evaluation Board

Block Diagram

20111407

Pin Descriptions and Equivalent Circuits

Pin No. Symbol Description

ANALOG I/O

4-7 IN1 to IN4 Analog inputs. These signals can range from 0V to VA.

DIGITAL I/O

10 SCLK Digital clock input. This clock directly controls the conversion and readout processes.

9 DOUT Digital data output. The output samples are clocked out of this pin on falling edges of the

SCLK pin.

8 DIN Digital data input. The ADC084S051's Control Register is loaded through this pin on rising

edges of the SCLK pin.

1 CS Chip select. On the falling edge of CS, a conversion process begins. Conversions

continue as long as CS is held low.

POWER SUPPLY

2VA

Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and

bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within

1 cm of the power pin.

3 GND The ground return for supply and signals.

www.national.com 2

ADC084S051

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

Supply Voltage VA−0.3V to 6.5V

Voltage on Any Pin to GND −0.3V to VA +0.3V

Input Current at Any Pin (Note 3) ±10 mA

Package Input Current(Note 3) ±20 mA

Power Consumption at TA = 25°C See (Note 4)

ESD Susceptibility (Note 5)

Human Body Model

Machine Model

2500V

250V

Junction Temperature +150°C

Storage Temperature −65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature Range −40°C ≤ TA ≤ +85°C

VA Supply Voltage +2.7V to +5.25V

Digital Input Pins Voltage Range −0.3V to VA

Clock Frequency 0.8 MHz to 8 MHz

Analog Input Voltage 0V to VA

Package Thermal Resistance

Package θJA

10-lead MSOP 190°C / W

Soldering process must comply with National

Semiconductor's Reflow Temperature Profile specifications.

Refer to www.national.com/packaging.(Note 6)

ADC084S051 Converter Electrical Characteristics (Note 9)

The following specifications apply for VA = +2.7V to 5.25V, GND = 0V, fSCLK = 3.2 MHz to 8 MHz,

fSAMPLE = 200 ksps to 500 ksps, CL = 50 pF, unless otherwise noted. Boldface limits apply for TA = TMIN to TMAX: all other limits

TA = 25°C.

Symbol Parameter Conditions Typical Limits

(Note 7) Units

STATIC CONVERTER CHARACTERISTICS

Resolution with No Missing Codes 8Bits

INL Integral Non-Linearity +0.12 +0.4 LSB (max)

−0.062 −0.3 LSB (min)

DNL Differential Non-Linearity ±0.09 ±0.3 LSB (max)

VOFF Offset Error +0.53 ±0.7 LSB (max)

OEM Channel to Channel Offset Error Match +0.005 ±0.3 LSB (max)

FSE Full-Scale Error +0.52 ±0.7 LSB (max)

FSEM Channel to Channel Full-Scale Error

Match +0.006 ±0.3 LSB (max)

DYNAMIC CONVERTER CHARACTERISTICS

SINAD Signal-to-Noise Plus Distortion Ratio VA = +2.7V to 5.25V

fIN = 40.2 kHz, −0.02 dBFS 49.5 49.1 dB (min)

SNR Signal-to-Noise Ratio VA = +2.7V to 5.25V

fIN = 40.2 kHz, −0.02 dBFS 49.5 49.2 dB (min)

THD Total Harmonic Distortion VA = +2.7V to 5.25V

fIN = 40.2 kHz, −0.02 dBFS −76 −62 dB (max)

SFDR Spurious-Free Dynamic Range VA = +2.7V to 5.25V

fIN = 40.2 kHz, −0.02 dBFS 68 63 dB (min)

ENOB Effective Number of Bits VA = +2.7V to 5.25V 7.93 7.9 Bits (min)

Channel-to-Channel Crosstalk VA = +2.7V to 5.25V

fIN = 40.2 kHz −73 dB

IMD

Intermodulation Distortion, Second

Order Terms

VA = 5.25V

fa = 40.161 kHz, fb = 41.015 kHz −78 dB

Intermodulation Distortion, Third Order

Terms

VA = 5.25V

fa = 40.161 kHz, fb = 41.015 kHz −73 dB

FPBW -3 dB Full Power Bandwidth VA = +5V 11 MHz

VA = +3V 8 MHz

3 www.national.com

ADC084S051

Symbol Parameter Conditions Typical Limits

(Note 7) Units

ANALOG INPUT CHARACTERISTICS

VIN Input Range 0 to VAV

IDCL DC Leakage Current ±1 µA (max)

CINA Input Capacitance Track Mode 33 pF

Hold Mode 3 pF

DIGITAL INPUT CHARACTERISTICS

VIH Input High Voltage VA = +5.25V 2.4 V (min)

VA = +3.6V 2.1 V (min)

VIL Input Low Voltage 0.8 V (max)

IIN Input Current VIN = 0V or VA ±10 µA (max)

CIND Digital Input Capacitance 2 4pF (max)

DIGITAL OUTPUT CHARACTERISTICS

VOH Output High Voltage ISOURCE = 200 µA VA − 0.03 VA − 0.5 V (min)

ISOURCE = 1 mA VA − 0.1 V

VOL Output Low Voltage ISINK = 200 µA 0.03 0.4 V (max)

ISINK = 1 mA 0.1 V

IOZH, IOZL TRI-STATE® Leakage Current 0.005 ±1 µA (max)

COUT TRI-STATE® Output Capacitance 2 4pF (max)

Output Coding Straight (Natural) Binary

POWER SUPPLY CHARACTERISTICS (CL = 10 pF)

VASupply Voltage 2.7 V (min)

5.25 V (max)

Supply Current, Normal Mode

(Operational, CS low)

VA = +5.25V,

fSAMPLE = 500 ksps, fIN = 40 kHz 1.35 1.9 mA (max)

VA = +3.6V,

fSAMPLE = 500 ksps, fIN = 40 kHz 0.62 0.9 mA (max)

Supply Current, Shutdown (CS high)

VA = +5.25V,

fSAMPLE = 0 ksps 200 nA

VA = +3.6V,

fSAMPLE = 0 ksps 200 nA

Power Consumption, Normal Mode

(Operational, CS low)

VA = +5.25V 7.1 10 mW (max)

VA = +3.6V 2.23 3.2 mW (max)

Power Consumption, Shutdown (CS

high)

VA = +5.25V 0.35 µW

VA = +3.6V 0.12 µW

AC ELECTRICAL CHARACTERISTICS

fSCLK Clock Frequency (Note 8) 3.2 MHz (min)

8MHz (max)

fSSample Rate (Note 8) 200 ksps (min)

500 ksps (max)

tCONV Conversion Time 13 SCLK cycles

DC SCLK Duty Cycle 50 30 % (min)

70 % (max)

tACQ Track/Hold Acquisition Time Full-Scale Step Input 3SCLK cycles

Throughput Time Acquisition Time + Conversion Time 16 SCLK cycles

www.national.com 4

ADC084S051

ADC104S051 Timing Specifications

The following specifications apply for VA = +2.7V to 5.25V, GND = 0V, fSCLK = 3.2 MHz to 8 MHz, fSAMPLE = 200 to 500 ksps, CL =

50 pF, Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.

Symbol Parameter Conditions Typical Limits

(Note 7) Units

tCSU Setup Time SCLK High to CS Falling Edge (Note 10) VA = +3.0V −3.5 10 ns (min)

VA = +5.0V −0.5

tCLH Hold time SCLK Low to CS Falling Edge (Note 10) VA = +3.0V +4.5 10 ns (min)

VA = +5.0V +1.5

tEN Delay from CS Until DOUT active VA = +3.0V +4 30 ns (max)

VA = +5.0V +2

tACC Data Access Time after SCLK Falling Edge VA = +3.0V +16.5 30 ns (max)

VA = +5.0V +15

tSU Data Setup Time Prior to SCLK Rising Edge +3 10 ns (min)

tHData Valid SCLK Hold Time +3 10 ns (min)

tCH SCLK High Pulse Width 0.5 x tSCLK 0.3 x tSCLK ns (min)

tCL SCLK Low Pulse Width 0.5 x tSCLK 0.3 x tSCLK ns (min)

tDIS CS Rising Edge to DOUT High-Impedance

Output Falling VA = +3.0V 1.7

20 ns (max)

VA = +5.0V 1.2

Output Rising VA = +3.0V 1.0

VA = +5.0V 1.0

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is

functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed

specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test

conditions.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supply (that is, VIN < GND or VIN > VA), the current at that pin should be limited to 10 mA. The 20

mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute

Maximum Rating specification does not apply to the VA pin. The current into the VA pin is limited by the Analog Supply Voltage specification.

Note 4: The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by TJmax, the

junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula PDMAX = (TJmax − TA)/θJA. The values

for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven

beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through zero ohms.

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under

Operating Ratings.

Note 9: Min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 10: Clock may be either high or low when CS is asserted as long as setup and hold times tCSU and tCLH are strictly observed.

5 www.national.com

ADC084S051

Timing Diagrams

20111451

ADC084S051 Operational Timing Diagram

20111408

Timing Test Circuit

20111406

ADC084S051 Serial Timing Diagram

20111450

SCLK and CS Timing Parameters

www.national.com 6

ADC084S051

Specification Definitions

ACQUISITION TIME is the time required to acquire the input

voltage. That is, it is time required for the hold capacitor to

charge up to the input voltage.

APERTURE DELAY is the time between the fourth falling

SCLK edge of a conversion and the time when the input signal

is acquired or held for conversion.

CONVERSION TIME is the time required, after the input volt-

age is acquired, for the ADC to convert the input voltage to a

digital word.

CROSSTALK is the coupling of energy from one channel into

the other channel, or the amount of signal energy from one

analog input that appears at the measured analog input.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of

the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital

waveform is high to the total time of one period. The specifi-

cation here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE

BITS) is another method of specifying Signal-to-Noise and

Distortion or SINAD. ENOB is defined as (SINAD − 1.76) /

6.02 and says that the converter is equivalent to a perfect

ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency

at which the reconstructed output fundamental drops 3 dB

below its low frequency value for a full scale input.

FULL SCALE ERROR (FSE) is a measure of how far the last

code transition is from the ideal 1½ LSB below VREF+ and is

defined as:

VFSE = Vmax + 1.5 LSB – VREF+

where Vmax is the voltage at which the transition to the maxi-

mum code occurs. FSE can be expressed in Volts, LSB or

percent of full scale range.

GAIN ERROR is the deviation of the last code transition

(111...110) to (111...111) from the ideal (VREF − 1.5 LSB), af-

ter adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the de-

viation of each individual code from a line drawn from negative

full scale (½ LSB below the first code transition) through pos-

itive full scale (½ LSB above the last code transition). The

deviation of any given code from this straight line is measured

from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of

additional spectral components as a result of two sinusoidal

frequencies being applied to the ADC input at the same time.

It is defined as the ratio of the power in the second and third

order intermodulation products to the sum of the power in both

of the original frequencies. IMD is usually expressed in dB.

MISSING CODES are those output codes that will never ap-

pear at the ADC outputs. These codes cannot be reached with

any input value. The ADC084S051 is guaranteed not to have

any missing codes.

OFFSET ERROR is the deviation of the first code transition

(000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in

dB, of the rms value of the input signal to the rms value of the

sum of all other spectral components below one-half the sam-

pling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or

SINAD) Is the ratio, expressed in dB, of the rms value of the

input signal to the rms value of all of the other spectral com-

ponents below half the clock frequency, including harmonics

but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the differ-

ence, expressed in dB, between the rms values of the input

signal and the peak spurious signal where a spurious signal

is any signal present in the output spectrum that is not present

at the input, excluding d.c.

TOTAL HARMONIC DISTORTION (THD) is the ratio, ex-

pressed in dB or dBc, of the rms total of the first five harmonic

components at the output to the rms level of the input signal

frequency as seen at the output. THD is calculated as

where Af1 is the RMS power of the input frequency at the out-

put and Af2 through Af6 are the RMS power in the first 5

harmonic frequencies.

THROUGHPUT TIME is the minimum time required between

the start of two successive conversion. It is the acquisition

time plus the conversion and read out times. In the case of

the ADC084S051, this is 16 SCLK periods.

7 www.national.com

ADC084S051

Typical Performance Characteristics TA = +25°C, fSAMPLE = 200 ksps to 500 ksps,

fSCLK = 3.2 MHz to 8 MHz, fIN = 40.2 kHz unless otherwise stated.

DNL - VA = 3.0V

20111420

INL - VA = 3.0V

20111421

DNL - VA = 5.0V

20111462

INL - VA = 5.0V

20111463

DNL vs. Supply

20111422

INL vs. Supply

20111423

www.national.com 8

ADC084S051

DNL vs. Clock Frequency

20111424

INL vs. Clock Frequency

20111425

DNL vs. Clock Duty Cycle

20111426

INL vs. Clock Duty Cycle

20111427

DNL vs. Temperature

20111428

INL vs. Temperature

20111429

9 www.national.com

ADC084S051

SNR vs. Supply

20111430

THD vs. Supply

20111435

SNR vs. Clock Frequency

20111431

THD vs. Clock Frequency

20111436

SNR vs. Clock Duty Cycle

20111432

THD vs. Clock Duty Cycle

20111437

www.national.com 10

ADC084S051

SNR vs. Input Frequency

20111433

THD vs. Input Frequency

20111438

SNR vs. Temperature

20111434

THD vs. Temperature

20111439

SFDR vs. Supply

20111440

SINAD vs. Supply

20111445

11 www.national.com

ADC084S051

SFDR vs. Clock Frequency

20111441

SINAD vs. Clock Frequency

20111446

SFDR vs. Clock Duty Cycle

20111442

SINAD vs. Clock Duty Cycle

20111447

SFDR vs. Input Frequency

20111443

SINAD vs. Input Frequency

20111448

www.national.com 12

ADC084S051

SFDR vs. Temperature

20111444

SINAD vs. Temperature

20111449

ENOB vs. Supply

20111452

ENOB vs. Clock Frequency

20111453

ENOB vs. Clock Duty Cycle

20111454

ENOB vs. Input Frequency

20111455

13 www.national.com

ADC084S051

ENOB vs. Temperature

20111456

Spectral Response - 3V, 200 ksps

20111459

Spectral Response - 5V, 200 ksps

20111460

Spectral Response - 3V, 500 ksps

20111464

Spectral Response - 5V, 500 ksps

20111465

Power Consumption vs. Throughput

20111461

www.national.com 14

ADC084S051

Applications Information

1.0 ADC084S051 OPERATION

The ADC084S051 is a successive-approximation analog-to-

digital converter designed around a charge-redistribution dig-

ital-to-analog converter. Simplified schematics of the AD-

C084S051 in both track and hold modes are shown in

Figures 1, 2, respectively. In Figure 1, the ADC084S051 is in

track mode: switch SW1 connects the sampling capacitor to

one of four analog input channels through the multiplexer, and

SW2 balances the comparator inputs. The ADC084S051 is in

this state for the first three SCLK cycles after CS is brought

low.

Figure 2 shows the ADC084S051 in hold mode: switch SW1

connects the sampling capacitor to ground, maintaining the

sampled voltage, and switch SW2 unbalances the compara-

tor. The control logic then instructs the charge-redistribution

DAC to add fixed amounts of charge to the sampling capacitor

until the comparator is balanced. When the comparator is

balanced, the digital word supplied to the DAC is the digital

representation of the analog input voltage. The ADC084S051

is in this state for the fourth through sixteenth SCLK cycles

after CS is brought low.

The time when CS is low is considered a serial frame. Each

of these frames should contain an integer multiple of 16 SCLK

cycles, during which time a conversion is performed and

clocked out at the DOUT pin and data is clocked into the DIN

pin to indicate the multiplexer address for the next conversion.

20111409

FIGURE 1. ADC084S051 in Track Mode

20111410

FIGURE 2. ADC084S051 in Hold Mode

2.0 USING THE ADC084S051

An ADC084S051 timing diagram and a serial interface timing

diagram for the ADC084S051 are shown in the Timing Dia-

grams section. CS is chip select, which initiates conversions

and frames the serial data transfers. SCLK (serial clock) con-

trols both the conversion process and the timing of serial data.

DOUT is the serial data output pin, where a conversion result

is sent as a serial data stream, MSB first. Data to be written

to the ADC084S051's Control Register is placed at DIN, the

serial data input pin. New data is written to the ADC at DIN

with each conversion.

A serial frame is initiated on the falling edge of CS and ends

on the rising edge of CS. Each frame must contain an integer

multiple of 16 rising SCLK edges. The ADC output data

(DOUT) is in a high impedance state when CS is high and is

active when CS is low. Thus, CS acts as an output enable.

Additionally, the device goes into a power down state when

CS is high, and also between continuous conversion cycles.

During the first 3 cycles of SCLK, the ADC is in the track

mode, acquiring the input voltage. For the next 13 SCLK cy-

cles the conversion is accomplished and the data is clocked

out, MSB first, starting with the 5th clock. If there is more than

one conversion in a frame, the ADC will re-enter the track

mode on the falling edge of SCLK after the N*16th rising edge

of SCLK, and re-enter the hold/convert mode on the N*16+4th

falling edge of SCLK, where "N" is an integer.

When CS is brought high, SCLK is internally gated off. If SCLK

is stopped in the low state while CSis high, the subsequent

fall of CS will generate a falling edge of the internal version of

SCLK, putting the ADC into the track mode. This is seen by

the ADC as the first falling edge of SCLK. If SCLK is stopped

with SCLK high, the ADC enters the track mode on the first

falling edge of SCLK after the falling edge of CS.

During each conversion, data is clocked into the ADC at DIN

on the first 8 rising edges of SCLK after the fall of CS. For

each conversion, it is necessary to clock in the data indicating

15 www.national.com

ADC084S051

the input that is selected for the conversion after the current

one. See Tables 1, 2 and Table 3.

If CS and SCLK go low within the times defined by tCSU and

tCLH, the rising edge of SCLK that begins clocking data in at

DIN may be one clock cycle later than expected. It is, there-

fore, best to strictly observe the minimum tCSU and tCLH times

given in the Timing Specifications.

There are no power-up delays or dummy conversions re-

quired with the ADC084S051. The ADC is able to sample and

convert an input to full conversion immediately following pow-

er up. The first conversion result after power-up will be that of

IN1.

TABLE 1. Control Register Bits

Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

DONTC DONTC ADD2 ADD1 ADD0 DONTC DONTC DONTC

TABLE 2. Control Register Bit Descriptions

Bit #: Symbol: Description

7 - 6, 2 - 0 DONTC Don't care. The value of these bits do not affect device operation.

5 ADD2 These three bits determine which input channel will be sampled and converted

in the next track/hold cycle. The mapping between codes and channels is shown

in Table 3.

4 ADD1

3 ADD0

TABLE 3. Input Channel Selection

ADD2 ADD1 ADD0 Input Channel

x 0 0 IN1 (Default)

x 0 1 IN2

x 1 0 IN3

x 1 1 IN4

3.0 ADC084S051 TRANSFER FUNCTION

The output format of the ADC084S051 is straight binary.

Code transitions occur midway between successive integer

LSB values. The LSB width for the ADC084S051 is VA/256.

The ideal transfer characteristic is shown in Figure 3. The

transition from an output code of 0000 0000 to a code of 0000

0001 is at 1/2 LSB, or a voltage of VA/512. Other code tran-

sitions occur at steps of one LSB.

20111411

FIGURE 3. Ideal Transfer Characteristic

4.0 TYPICAL APPLICATION CIRCUIT

A typical application of the ADC084S051 is shown in

Figure 5. Power is provided, in this example, by the National

Semiconductor LP2950 low-dropout voltage regulator, avail-

able in a variety of fixed and adjustable output voltages. The

power supply pin is bypassed with a capacitor network locat-

ed close to the ADC084S051.

Because the reference for the ADC084S051 is the supply

voltage, any noise on the supply will degrade device noise

performance. To keep noise off the supply, use a dedicated

linear regulator for this device, or provide sufficient decou-

pling from other circuitry to keep noise off the ADC084S051

supply pin. Because of the ADC084S051's low power re-

quirements, it is also possible to use a precision reference as

a power supply to maximize performance. Because of the

ADC084S051's low power requirements, it is also possible to

use a precision reference as a power supply to maximize per-

formance. The four-wire interface is shown connected to a

microprocessor or DSP.

www.national.com 16

ADC084S051

20111413

FIGURE 4. Typical Application Circuit

5.0 ANALOG INPUTS

An equivalent circuit for one of the ADC084S051's input chan-

nels is shown in Figure 5. Diodes D1 and D2 provide ESD

protection for the analog inputs. At no time should any input

go beyond (VA + 300 mV) or (GND − 300 mV), as these ESD

diodes will begin conducting, which could result in erratic op-

eration. For this reason, these ESD diodes should NOT be

used to clamp the input signal.

The capacitor C1 in Figure 5 has a typical value of 3 pF, and

is mainly the package pin capacitance. Resistor R1 is the on

resistance of the multiplexer and track / hold switch, and is

typically 500 ohms. Capacitor C2 is the ADC084S051 sam-

pling capacitor, and is typically 30 pF. The ADC084S051 will

deliver best performance when driven by a low-impedance

source to eliminate distortion caused by the charging of the

sampling capacitance. This is especially important when us-

ing the ADC084S051 to sample AC signals. Also important

when sampling dynamic signals is a band-pass or low-pass

filter to reduce harmonics and noise, improving dynamic per-

formance.

20111414

FIGURE 5. Equivalent Input Circuit

6.0 DIGITAL INPUTS AND OUTPUTS

The ADC084S051's digital output DOUT is limited by, and

cannot exceed, the supply voltage, VA. The digital input pins

are not prone to latch-up and, and although not recommend-

ed, SCLK, CS and DIN may be asserted before VA without

any latchup risk.

7.0 POWER SUPPLY CONSIDERATIONS

The ADC084S051 is fully powered-up whenever CS is low,

and fully powered-down whenever CS is high, with one ex-

ception: the ADC084S051 automatically enters power-down

mode between the 16th falling edge of a conversion and the

1st falling edge of the subsequent conversion (see Timing

Diagrams).

The ADC084S051 can perform multiple conversions back to

back; each conversion requires 16 SCLK cycles. The AD-

C084S051 will perform conversions continuously as long as

CS is held low.

The user may trade off throughput for power consumption by

simply performing fewer conversions per unit time. The Power

Consumption vs. Sample Rate curve in the Typical Perfor-

mance Curves section shows the typical power consumption

of the ADC084S051 versus throughput. To calculate the pow-

er consumption, simply multiply the fraction of time spent in

the normal mode by the normal mode power consumption ,

and add the fraction of time spent in shutdown mode multi-

plied by the shutdown mode power dissipation.

7.1 Power Management

When the ADC084S051 is operated continuously in normal

mode, the maximum throughput is fSCLK/16. Throughput may

be traded for power consumption by running fSCLK at its max-

imum 8 MHz and performing fewer conversions per unit time,

putting the ADC084S051 into shutdown mode between con-

versions. A plot of typical power consumption versus through-

put is shown in the Typical Performance Curves section. To

calculate the power consumption for a given throughput, mul-

tiply the fraction of time spent in the normal mode by the

normal mode power consumption and add the fraction of time

spent in shutdown mode multiplied by the shutdown mode

power consumption. Generally, the user will put the part into

normal mode and then put the part back into shutdown mode.

Note that the curve of power consumption vs. throughput is

nearly linear. This is because the power consumption in the

shutdown mode is so small that it can be ignored for all prac-

tical purposes.

7.2 Power Supply Noise Considerations

The charging of any output load capacitance requires current

from the power supply, VA. The current pulses required from

the supply to charge the output capacitance will cause voltage

variations on the supply. If these variations are large enough,

they could degrade SNR and SINAD performance of the ADC.

Furthermore, discharging the output capacitance when the

digital output goes from a logic high to a logic low will dump

current into the die substrate, which is resistive. Load dis-

charge currents will cause "ground bounce" noise in the sub-

17 www.national.com

ADC084S051

strate that will degrade noise performance if that current is

large enough. The larger is the output capacitance, the more

current flows through the die substrate and the greater is the

noise coupled into the analog channel, degrading noise per-

formance.

To keep noise out of the power supply, keep the output load

capacitance as small as practical. If the load capacitance is

greater than 50 pF, use a 100 Ω series resistor at the ADC

output, located as close to the ADC output pin as practical.

This will limit the charge and discharge current of the output

capacitance and maintain noise performance.

www.national.com 18

ADC084S051

Physical Dimensions inches (millimeters) unless otherwise noted

10-Lead MSOP

Order Number ADC084S051CIMM, ADC084S051CIMMX

NS Package Number P0MUB10A

19 www.national.com

ADC084S051

Notes

ADC084S051 4 Channel, 200 ksps to 500 ksps, 8-Bit A/D Converter

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products Design Support

Amplifiers www.national.com/amplifiers WEBENCH www.national.com/webench

Audio www.national.com/audio Analog University www.national.com/AU

Clock Conditioners www.national.com/timing App Notes www.national.com/appnotes

Data Converters www.national.com/adc Distributors www.national.com/contacts

Displays www.national.com/displays Green Compliance www.national.com/quality/green

Ethernet www.national.com/ethernet Packaging www.national.com/packaging

Interface www.national.com/interface Quality and Reliability www.national.com/quality

LVDS www.national.com/lvds Reference Designs www.national.com/refdesigns

Power Management www.national.com/power Feedback www.national.com/feedback

Switching Regulators www.national.com/switchers

LDOs www.national.com/ldo

LED Lighting www.national.com/led

PowerWise www.national.com/powerwise

Serial Digital Interface (SDI) www.national.com/sdi

Temperature Sensors www.national.com/tempsensors

Wireless (PLL/VCO) www.national.com/wireless

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION

(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY

OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO

SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,

IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS

DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT

NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL

PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR

APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND

APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE

NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO

LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE

AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR

PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY

RIGHT.

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR

SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL

COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and

whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected

to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform

can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other

brand or product names may be trademarks or registered trademarks of their respective holders.

For the most current product information visit us at www.national.com

National Semiconductor

Americas Technical

Support Center

Email: support@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe

Technical Support Center

Email: europe.support@nsc.com

German Tel: +49 (0) 180 5010 771

English Tel: +44 (0) 870 850 4288

National Semiconductor Asia

Pacific Technical Support Center

Email: ap.support@nsc.com

National Semiconductor Japan

Technical Support Center

Email: jpn.feedback@nsc.com