August 2016
DocID12584 Rev 10
1/27
This is information on a product in full production.
www.st.com
TSV91x, TSV91xA
Single, dual, and quad rail-to-rail input/output 8 MHz operational
amplifiers
Datasheet - production data
Features
Rail-to-rail input and output
Wide bandwidth
Low power consumption: 820 µA typ
Unity gain stability
High output current: 35 mA
Operating from 2.5 V to 5.5 V
Low input bias current, 1 pA typ
Low input offset voltage: 1.5 mV max
(A grade)
ESD internal protection ≥ 5 kV
Latch-up immunity
Applications
Battery-powered applications
Portable devices
Signal conditioning
Active filtering
Medical instrumentation
Automotive applications
Related products
See TSV99x, TSV99xA for higher gain
bandwidth (not unity gain stable)
Description
The TSV91x operational amplifiers (op amps)
offer low voltage operation and rail-to-rail input
and output, as well as an excellent speed/power
consumption ratio, providing an 8 MHz gain-
bandwidth product while consuming only 1.1 mA
maximum at 5 V. The op amps are unity gain
stable and feature an ultra-low input bias current.
The devices are ideal for sensor interfaces,
battery-supplied and portable applications, as
well as active filtering.
Table 1: Device summary
Reference
Single
Dual
Quad
TSV91x
TSV911
TSV912
TSV914
TSV91xA (1)
TSV911A
TSV912A
TSV914A
Notes:
(1)Suffix "A" refers to enhanced Vio performance
Contents
TSV91x, TSV91xA
2/27
DocID12584 Rev 10
Contents
1 Package pin connections ................................................................ 3
2 Absolute maximum ratings and operating conditions ................. 4
3 Electrical characteristics ................................................................ 6
4 Electrical characteristic curves .................................................... 12
5 Application information ................................................................ 15
5.1 Driving resistive and capacitive loads ............................................. 15
5.2 PCB layouts .................................................................................... 15
5.3 Macromodel .................................................................................... 15
6 Package information ..................................................................... 16
6.1 SOT23-5 package information ........................................................ 17
6.2 DFN8 2 x 2 package information ..................................................... 18
6.3 MiniSO8 package information ......................................................... 20
6.4 SO8 package information ................................................................ 21
6.5 TSSOP14 package information ....................................................... 22
6.6 SO14 package information .............................................................. 23
7 Ordering information ..................................................................... 24
8 Revision history ............................................................................ 25
TSV91x, TSV91xA
Package pin connections
DocID12584 Rev 10
3/27
1 Package pin connections
Figure 1: Pin connections for each package (top view)
1. The exposed pad of the DFN8 2x2 package is not internally connected and can be set to ground or left
floating.
Absolute maximum ratings and operating
conditions
TSV91x, TSV91xA
4/27
DocID12584 Rev 10
2 Absolute maximum ratings and operating conditions
Table 2: Absolute maximum ratings (AMR)
Symbol
Parameter
Value
Unit
VCC
Supply voltage (1)
6
V
Vid
Differential input voltage (2)
±VCC
Vin
Input voltage (3)
(VCC-) - 0.2 to (VCC+) + 0.2
Iin
Input current (4)
10
mA
Tstg
Storage temperature
-65 to 150
°C
Tj
Maximum junction temperature
150
Rthja
Thermal resistance junction to
ambient (5) (6)
SOT23-5
250
°C/W
DFN8 2x2
57
SO8
125
MiniSO8
190
SO14
103
TSSOP14
100
Rthjc
Thermal resistance junction to
case (5) (6)
SOT23-5
81
SO8
40
MiniSO8
39
SO14
31
TSSOP14
32
ESD
HBM: human body model (7)
5
kV
MM: machine model (8)
400
V
CDM: charged device model (9)
SOT23-5, SO8,
MiniSO8
1500
TSSOP14
750
SO14
500
Latch-up immunity
200
mA
Notes:
(1)All voltage values, except the differential voltage, are with respect to network ground terminal.
(2)Differential voltages are the non-inverting input terminal with respect to the inverting input terminal
(3)VCC - VIN must not exceed 6 V
(4)Input current must be limited by a resistor in series with the inputs
(5)Short-circuits can cause excessive heating and destructive dissipation.
(6)Rth are typical values
(7)Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all
couples of pin combinations with other pins floating.
(8)Machine model: 200 pF charged to the specified voltage, then discharged directly between two pins of the
device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other
pins floating
TSV91x, TSV91xA
Absolute maximum ratings and operating
conditions
DocID12584 Rev 10
5/27
(9)Charged device model: all pins plus packages are charged together to the specified voltage and then
discharged directly to the ground.
Table 3: Operating conditions
Symbol
Parameter
Value
Unit
VCC
Supply voltage
-40 °C < Top < 125 °C
2.5 to 5.5
V
0 °C < Top < 125 °C
2.3 to 5.5
Vicm
Common mode input voltage range
(VCC-) - 0.1 to (VCC+) + 0.1
Top
Operating free air temperature range
-40 to 125
°C
Electrical characteristics
TSV91x, TSV91xA
6/27
DocID12584 Rev 10
3 Electrical characteristics
In the electrical characteristic tables below, all parameter limits at temperatures other than
25 °C are guaranteed by correlation.
Table 4: Electrical characteristics at VCC+ = 2.5 V, VCC- = 0 V, Vicm = VCC/2,
with RL connected to VCC/2, full temperature range (unless otherwise specified)
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
DC performance
Vio
Offset voltage, TSV91x
Top = 25 °C
0.1
4.5
mV
Tmin < Top < Tmax
7.5
Offset voltage, TSV91xA
Top = 25 °C
1.5
Tmin < Top < Tmax
3
∆Vio/∆T
Input offset voltage drift
5
μV/°C
Iio
Input offset current (1)
Top = 25 °C
1
10
pA
Tmin < Top < Tmax
100
Iib
Input bias current (1)
Top = 25 °C
1
10
Tmin < Top < Tmax
100
CMR
Common mode rejection
ratio, 20 log (ΔVic/ΔVio)
0 V to 2.5 V, Vout = 1.25 V,
Top = 25 °C
58
75
dB
Tmin < Top < Tmax
53
Avd
Large signal voltage gain
RL = 10 kΩ, Vout = 0.5 V to 2 V,
Top = 25 °C
80
89
Tmin < Top < Tmax
75
VCC -
VOH
High-level output voltage
RL = 10 kΩ
15
40
mV
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
VOL
Low-level output voltage
RL = 10 kΩ
15
40
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
Iout
Isink
Vo = 2.5 V, Top = 25 °C
18
32
mA
Tmin < Top < Tmax
16
Isource
Vo = 0 V, Top = 25 °C
18
35
Tmin < Top < Tmax
16
ICC
Supply current
(per channel)
No load, Vout = VCC/2
0.78
1.1
Tmin < Top < Tmax
1.1
TSV91x, TSV91xA
Electrical characteristics
DocID12584 Rev 10
7/27
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
AC performance
GBP
Gain bandwidth product
RL = 2 kΩ, CL = 100 pF,
f = 100 kHz, Top = 25 °C
8
MHz
Fu
Unity gain frequency
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
7.2
ϕm
Phase margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
45
Degrees
Gm
Gain margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
8
dB
SR
Slew rate
RL = 2 kΩ, CL = 100 pF, Av = 1,
Top = 25 °C
4.5
V/μs
en
Equivalent input noise
voltage
f = 10 kHz, Top = 25 °C
21
nV/√Hz
THD+en
Total harmonic distortion
G = 1, f = 1 kHz, RL = 2 kΩ,
BW = 22 kHz, Top = 25 °C,
Vicm = (VCC + 1)/2, Vout = 1.1 Vpp
0.001
%
Notes:
(1)Guaranteed by design
Electrical characteristics
TSV91x, TSV91xA
8/27
DocID12584 Rev 10
Table 5: Electrical characteristics at VCC+ = 3.3 V, VCC- = 0 V, Vicm = VCC/2,
with RL connected to VCC/2, full temperature range (unless otherwise specified)
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
DC performance
Vio
Offset voltage, TSV91x
Top = 25 °C
0.1
4.5
mV
Tmin < Top < Tmax
7.5
Offset voltage, TSV91xA
Top = 25 °C
1.5
Tmin < Top < Tmax
3
∆Vio/∆T
Input offset voltage drift
5
μV/°C
Iio
Input offset current (1)
Top = 25 °C
1
10
pA
Tmin < Top < Tmax
100
Iib
Input bias current (1)
Top = 25 °C
1
10
Tmin < Top < Tmax
100
CMR
Common mode rejection
ratio, 20 log (ΔVic/ΔVio)
0 V to 3.3 V, Vout = 1.65 V,
Top = 25 °C
60
78
dB
Tmin < Top < Tmax
55
Avd
Large signal voltage gain
RL = 10 kΩ, Vout = 0.5 V to 2.8 V,
Top = 25 °C
80
89
Tmin < Top < Tmax
75
VCC -
VOH
High-level output voltage
RL = 10 kΩ
15
40
mV
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
VOL
Low-level output voltage
RL = 10 kΩ
15
40
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
Iout
Isink
Vo = 3.3 V, Top = 25 °C
18
32
mA
Tmin < Top < Tmax
16
Isource
Vo = 0 V, Top = 25 °C
18
35
Tmin < Top < Tmax
16
ICC
Supply current
(per channel)
No load, Vout = VCC/2
0.8
1.1
Tmin < Top < Tmax
1.1
AC performance
GBP
Gain bandwidth product
RL = 2 kΩ, CL = 100 pF,
f = 100 kHz, Top = 25 °C
8
MHz
Fu
Unity gain frequency
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
7.2
ϕm
Phase margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
45
Degrees
Gm
Gain margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
8
dB
TSV91x, TSV91xA
Electrical characteristics
DocID12584 Rev 10
9/27
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
SR
Slew rate
RL = 2 kΩ, CL = 100 pF, Av = 1,
Top = 25 °C
4.5
V/μs
en
Equivalent input noise
voltage
f = 10 kHz, Top = 25 °C
21
nV/√Hz
THD+en
Total harmonic distortion
G = 1, f = 1 kHz, RL = 2 kΩ,
BW = 22 kHz, Top = 25 °C,
Vicm = (VCC + 1)/2, Vout = 1.9 Vpp
0.0007
%
Notes:
(1)Guaranteed by design
Electrical characteristics
TSV91x, TSV91xA
10/27
DocID12584 Rev 10
Table 6: Electrical characteristics at VCC+ = 5 V, VCC- = 0 V, Vicm = VCC/2,
with RL connected to VCC/2, full temperature range (unless otherwise specified)
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
DC performance
Vio
Offset voltage, TSV91x
Top = 25 °C
0.1
4.5
mV
Tmin < Top < Tmax
7.5
Offset voltage, TSV91xA
Top = 25 °C
1.5
Tmin < Top < Tmax
3
∆Vio/∆T
Input offset voltage drift
5
μV/°C
Iio
Input offset current (1)
Top = 25 °C
1
10
pA
Tmin < Top < Tmax
100
Iib
Input bias current (1)
Top = 25 °C
1
10
Tmin < Top < Tmax
100
CMR
Common mode rejection
ratio, 20 log (ΔVic/ΔVio)
0 V to 5 V, Vout = 2.5 V,
Top = 25 °C
62
82
dB
Tmin < Top < Tmax
58
SVR
Supply voltage rejection
ratio, 20 log (ΔVCC/ΔVio)
VCC = 2.5 to 5 V
70
86
Avd
Large signal voltage gain
RL = 10 kΩ, Vout = 0.5 V to 4.5 V,
Top = 25 °C
80
91
Tmin < Top < Tmax
75
VCC -
VOH
High-level output voltage
RL = 10 kΩ
15
40
mV
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
VOL
Low-level output voltage
RL = 10 kΩ
15
40
Tmin < Top < Tmax
40
RL = 600 Ω
45
150
Tmin < Top < Tmax
150
Iout
Isink
Vo = 5 V, Top = 25 °C
18
32
mA
Tmin < Top < Tmax
16
Isource
Vo = 0 V, Top = 25 °C
18
35
Tmin < Top < Tmax
16
ICC
Supply current (per
channel)
No load, Vout = 2.5 V
0.78
1.1
Tmin < Top < Tmax
1.1
AC performance
GBP
Gain bandwidth product
RL = 2 kΩ, CL = 100 pF,
f = 100 kHz, Top = 25 °C
8
MHz
Fu
Unity gain frequency
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
7.5
ϕm
Phase margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
45
Degrees
TSV91x, TSV91xA
Electrical characteristics
DocID12584 Rev 10
11/27
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
Gm
Gain margin
RL = 2 kΩ, CL = 100 pF,
Top = 25 °C
8
dB
SR
Slew rate
RL = 2 kΩ, CL = 100 pF, Av = 1,
Top = 25 °C
4.5
V/μs
en
Equivalent input noise
voltage
f = 1 kHz, Top = 25 °C
27
nV/√Hz
f = 10 kHz, Top = 25 °C
21
THD+en
Total harmonic distortion
G = 1, f = 1 kHz, RL = 2 kΩ,
BW = 22 kHz, Top = 25 °C,
Vicm = (VCC + 1)/2, Vout = 3.6 Vpp
0.0004
%
Notes:
(1)Guaranteed by design
Electrical characteristic curves
TSV91x, TSV91xA
12/27
DocID12584 Rev 10
4 Electrical characteristic curves
Figure 2: Input offset voltage distribution at T = 25 °C
Figure 3: Input offset voltage distribution at T = 125 °C
Figure 4: Supply current vs. input common-mode
voltage at VCC = 2.5 V
Figure 5: Supply current vs. input common-mode
voltage at VCC = 5 V
Figure 6: Output current vs. output voltage at
VCC = 2.5 V
Figure 7: Output current vs. output voltage at
VCC = 5 V
°
°
TSV91x, TSV91xA
Electrical characteristic curves
DocID12584 Rev 10
13/27
Figure 8: Voltage gain and phase vs. frequency at VCC
= 2.5 V and Vicm = 0.5 V
Figure 9: Voltage gain and phase vs. frequency at VCC
= 5.5 V and Vicm = 0.5 V
Figure 10: Phase margin vs. capacitive load
Figure 11: Phase margin vs. output current
Figure 12: Positive slew rate
Figure 13: Negative slew rate
Electrical characteristic curves
TSV91x, TSV91xA
14/27
DocID12584 Rev 10
Figure 14: Distortion + noise vs. frequency
Figure 15: Distortion + noise vs. output voltage
Figure 16: Noise vs. frequency
Figure 17: Phase margin vs. capacitive load and serial
resistor
Figure 18: Supply current vs. supply voltage
TSV91x, TSV91xA
Application information
DocID12584 Rev 10
15/27
5 Application information
5.1 Driving resistive and capacitive loads
These products are low-voltage, low-power operational amplifiers optimized to drive rather
large resistive loads above 2 kΩ.
In a follower configuration, these operational amplifiers can drive capacitive loads up to
100 pF with no oscillations. When driving larger capacitive loads, adding a small in-series
resistor at the output can improve the stability of the device (Figure 19 shows the
recommended in-series resistor values). Once the in-series resistor value has been
selected, the stability of the circuit should be tested on bench and simulated with the
simulation model.
Figure 19: In-series resistor vs. capacitive load
5.2 PCB layouts
For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible
to the power supply pins.
5.3 Macromodel
An accurate macromodel of the TSV91x is available on STMicroelectronics’ web site at:
www.st.com. This model is a trade-off between accuracy and complexity (that is, time
simulation) of the TSV91x operational amplifiers. It emulates the nominal performances of
a typical device within the specified operating conditions mentioned in the datasheet. It
helps to validate a design approach and to select the right operational amplifier, but it does
not replace on-board measurements.
Package information
TSV91x, TSV91xA
16/27
DocID12584 Rev 10
6 Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
TSV91x, TSV91xA
Package information
DocID12584 Rev 10
17/27
6.1 SOT23-5 package information
Figure 20: SOT23-5 package outline
Table 7: SOT23-5 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
0.90
1.20
1.45
0.035
0.047
0.057
A1
0.15
0.006
A2
0.90
1.05
1.30
0.035
0.041
0.051
B
0.35
0.40
0.50
0.014
0.016
0.020
C
0.09
0.15
0.20
0.004
0.006
0.008
D
2.80
2.90
3.00
0.110
0.114
0.118
D1
1.90
0.075
e
0.95
0.037
E
2.60
2.80
3.00
0.102
0.110
0.118
F
1.50
1.60
1.75
0.059
0.063
0.069
L
0.10
0.35
0.60
0.004
0.014
0.024
K
0 degrees
10 degrees
0 degrees
10 degrees
Package information
TSV91x, TSV91xA
18/27
DocID12584 Rev 10
6.2 DFN8 2 x 2 package information
Figure 21: DFN8 2 x 2 package outline
Table 8: DFN8 2 x 2 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
0.51
0.55
0.60
0.020
0.022
0.024
A1
0.05
0.002
A3
0.15
0.006
b
0.18
0.25
0.30
0.007
0.010
0.012
D
1.85
2.00
2.15
0.073
0.079
0.085
D2
1.45
1.60
1.70
0.057
0.063
0.067
E
1.85
2.00
2.15
0.073
0.079
0.085
E2
0.75
0.90
1.00
0.030
0.035
0.039
e
0.50
0.020
L
0.425
0.017
ddd
0.08
0.003
TSV91x, TSV91xA
Package information
DocID12584 Rev 10
19/27
Figure 22: DFN8 2 x 2 recommended footprint
The exposed pad of the DFN8 2x2 package is not internally connected. It can be
set to ground or left floating.
Package information
TSV91x, TSV91xA
20/27
DocID12584 Rev 10
6.3 MiniSO8 package information
Figure 23: MiniSO8 package outline
Table 9: MiniSO8 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
1.1
0.043
A1
0
0.15
0
0.006
A2
0.75
0.85
0.95
0.030
0.033
0.037
b
0.22
0.40
0.009
0.016
c
0.08
0.23
0.003
0.009
D
2.80
3.00
3.20
0.11
0.118
0.126
E
4.65
4.90
5.15
0.183
0.193
0.203
E1
2.80
3.00
3.10
0.11
0.118
0.122
e
0.65
0.026
L
0.40
0.60
0.80
0.016
0.024
0.031
L1
0.95
0.037
L2
0.25
0.010
k
0°
8°
0°
8°
ccc
0.10
0.004
TSV91x, TSV91xA
Package information
DocID12584 Rev 10
21/27
6.4 SO8 package information
Figure 24: SO8 package outline
Table 10: SO8 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max
A
1.75
0.069
A1
0.10
0.25
0.004
0.010
A2
1.25
0.049
b
0.28
0.48
0.011
0.019
c
0.17
0.23
0.007
0.010
D
4.80
4.90
5.00
0.189
0.193
0.197
E
5.80
6.00
6.20
0.228
0.236
0.244
E1
3.80
3.90
4.00
0.150
0.154
0.157
e
1.27
0.050
h
0.25
0.50
0.010
0.020
L
0.40
1.27
0.016
0.050
L1
1.04
0.040
k
1°
8°
1°
8°
ccc
0.10
0.004
Package information
TSV91x, TSV91xA
22/27
DocID12584 Rev 10
6.5 TSSOP14 package information
Figure 25: TSSOP14 package outline
Table 11: TSSOP14 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
1.20
0.047
A1
0.05
0.15
0.002
0.004
0.006
A2
0.80
1.00
1.05
0.031
0.039
0.041
b
0.19
0.30
0.007
0.012
c
0.09
0.20
0.004
0.0089
D
4.90
5.00
5.10
0.193
0.197
0.201
E
6.20
6.40
6.60
0.244
0.252
0.260
E1
4.30
4.40
4.50
0.169
0.173
0.176
e
0.65
0.0256
L
0.45
0.60
0.75
0.018
0.024
0.030
L1
1.00
0.039
k
0°
8°
0°
8°
aaa
0.10
0.004
aaa
TSV91x, TSV91xA
Package information
DocID12584 Rev 10
23/27
6.6 SO14 package information
Figure 26: SO14 package outline
Table 12: SO14 mechanical data
Ref.
Dimensions
Millimeters
Inches
Min.
Typ.
Max.
Min.
Typ.
Max.
A
1.35
1.75
0.05
0.068
A1
0.10
0.25
0.004
0.009
A2
1.10
1.65
0.04
0.06
B
0.33
0.51
0.01
0.02
C
0.19
0.25
0.007
0.009
D
8.55
8.75
0.33
0.34
E
3.80
4.0
0.15
0.15
e
1.27
0.05
H
5.80
6.20
0.22
0.24
h
0.25
0.50
0.009
0.02
L
0.40
1.27
0.015
0.05
k
8° (max)
ddd
0.10
0.004
Ordering information
TSV91x, TSV91xA
24/27
DocID12584 Rev 10
7 Ordering information
Table 13: Order codes
Order code
Temperature range
Package
Packing
Marking
TSV911IDT
-40 °C to 125 °C
SΟ8
Tube or tape and
reel
V911I
TSV911AIDT
V911AI
TSV911ILT
SOT23-5
Tape and reel
K127
TSV911AILT
K128
TSV911RILT
K125
TSV912IST
MiniSO8
K125
TSV912AIST
K126
TSV912IDT
SO8
Tube or tape and
reel
V912I
TSV912AIDT
V912AI
TSV912IQ2T
DFN8 2x2
Tape and reel
K1Q
TSV914IPT
TSSOP14
V914I
TSV914AIPT
V914AI
TSV914IDT
SO14
Tube or tape and
reel
V914I
TSV914AIDT
V914AI
TSV911IYLT (1)
SOT23-5,
automotive grade
Tape and reel
K147
TSV911AIYLT (1)
K148
TSV911IYDT (1)
SO-8,
automotive grade
V911IY
TSV911AIYDT (1)
V911AIY
TSV912IYDT (1)
V912IY
TSV912AIYDT (1)
V912AY
TSV912IYST (1)
MiniSO8,
automotive grade
K147
TSV912AIYST (1)
K148
TSV914IYDT (1)
SO14,
automotive grade
V914IY
TSV914AIYDT (1)
V914AY
TSV914IYPT (1)
TSSOP14,
automotive grade
V914IY
TSV914AIYPT (1)
V914AY
Notes:
(1)Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening
according to AEC Q001 & Q 002 or equivalent.
TSV91x, TSV91xA
Revision history
DocID12584 Rev 10
25/27
8 Revision history
Table 14: Document revision history
Date
Revision
Changes
28-Aug-2006
1
First release.
07-Jun-2007
2
Modified ESD CDM parameter for SO-14 package in Table 2: Absolute
maximum ratings.
Noise parameters updated in Section 2: Electrical characteristics.
Added limits in temperature in Section 2: Electrical characteristics.
Added automotive grade level description in Table 13: Order codes.
Added footnote about SO-14 package in Table 13: Order codes.
Added Figure 16: Phase margin vs. capacitive load and serial resistor.
11-Feb-2008
3
Updated footnotes for ESD parameters in Table 2: Absolute maximum
ratings.
Corrected MiniSO-8 package information in Table 9: MiniSO-8 package
mechanical data.
Added missing markings for order codes TSV911AILT and TSV912AILT
in Table 13: Order codes.
22-Jun-2009
4
Added input current information in Table 2: Absolute maximum ratings.
Changed Figure 7 and Figure 8.
Added Chapter 3: Application information.
Updated package information in Chapter 4.
Added automotive order codes: TSV911IYLT, TSV911AIYLT,
TSV912IYST, TSV912AIYST, TSV914IYPT and TSV914AIYPT in
Table 13: Order codes.
17-Sep-2009
5
Added A versions of devices in title on cover page.
Modified ESD value for machine model in Table 2: Absolute maximum
ratings.
Added Figure 17: Supply current vs. supply voltage on page 10.
18-Mar-2010
6
Added TSV911RILT in Table 13: Order codes, housed in a SOT23-5
package with a new pinout.
24-Jun-2010
7
Added pin connections for TSV911ILT and TSV91RILT on cover page.
Added Table 1: Device summary on cover page.
Modified supply voltage value in Table 3.
Corrected typical value of DVio in Table 4, Table 5 and Table 6.
Added TSV911RILT, TSV911IYDT and TSV911AIYDT order codes in
Table 13.
Modified Note 2 under Table 13.
06-Mar-2012
8
Added DFN8 2x2 package and ordering information for TSV912 device
to Chapter 4 and Chapter 5.
27-Nov-2015
9
Updated layout
Section 2: replaced DVio/DT by ∆Vio/∆T.
Section 5.2: updated name of package and title of drawings and table;
added note about exposed pad.
Table 13: "Order codes": removed obsolete order codes (TSV911ID,
TSV911AID, TSV912ID, TSV912AID, TSV914ID, TSV914AID).
Revision history
TSV91x, TSV91xA
26/27
DocID12584 Rev 10
Date
Revision
Changes
29-Aug-2016
10
Added silhouettes of packages to cover page
Placed pinout diagrams in Section 2: "Package pin connections"
Added Related products
Description: added footnote 1
Section 7.2: "DFN8 2 x 2 package information": modified note about the
exposed pad.
Section 8: "Ordering information": removed note regarding "moisture
sensitivity level 1".
TSV91x, TSV91xA
DocID12584 Rev 10
27/27
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST
products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the
design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2016 STMicroelectronics – All rights reserved
