VIN
NC
NC
ENA
GND
VSENSE
BOOT
PH
VIN VOUT
SimplifiedSchematic EfficiencyvsOutputCurrent
50
55
60
65
70
75
80
85
90
95
100
I - Output Current - A
O
Efficiency-%
0 1 2 3 4 5 6
V =12V,
V =5V,
f =500kHz,
T =25°C
I
O
s
A
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
5-A, WIDE INPUT RANGE, STEP-DOWN SWIFT™CONVERTER
Check for Samples: TPS5450-Q1
1FEATURES APPLICATIONS
2•Qualified for Automotive Applications •High-Density Point-of-Load Regulators
•Wide Input Voltage Range: 5.5 V to 36 V •LCD Displays, Plasma Displays
•Up to 5-A Continuous (6-A Peak) Output •Battery Chargers
Current •12-V/24-V Distributed Power Systems
•High Efficiency Greater than 90% Enabled by
110-mΩIntegrated MOSFET Switch DESCRIPTION
As a member of the SWIFT™family of DC/DC
•Wide Output Voltage Range: Adjustable Down regulators, the TPS5450 is a high-output-current
to 1.22 V with 1.5% Initial Accuracy PWM converter that integrates a low-resistance
•Internal Compensation Minimizes External high-side N-channel MOSFET. Included on the
Parts Count substrate with the listed features are a
•Fixed 500-kHz Switching Frequency for Small high-performance voltage error amplifier that provides
Filter Size tight voltage regulation accuracy under transient
conditions, an undervoltage-lockout circuit to prevent
•18-μA Shutdown Supply Current start-up until the input voltage reaches 5.5 V, an
•Improved Line Regulation and Transient internally set slow-start circuit to limit inrush currents,
Response by Input Voltage Feed Forward and a voltage feed-forward circuit to improve the
•System Protected by Overcurrent Limiting, transient response. Using the ENA pin, shutdown
supply current is reduced to 18 μA typically. Other
Overvoltage Protection, and Thermal features include an active-high enable, overcurrent
Shutdown limiting, overvoltage protection, and thermal
• –40°C to 125°C Operating Junction shutdown. To reduce design complexity and external
Temperature Range component count, the TPS5450 feedback loop is
•Available in Small Thermally Enhanced 8-Pin internally compensated.
SOIC PowerPAD™Package The TPS5450 device is available in a thermally
•For SWIFT™Documentation, Application enhanced, 8-pin SOIC PowerPAD™package. TI
Reports and Design Software, See the TI provides evaluation modules and software tools to aid
Website at www.ti.com/swift in achieving high-performance power supply designs
to meet aggressive equipment development cycles.
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2SWIFT, PowerPAD are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Copyright ©2008–2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
TJPACKAGE(2) ORDERABLE PART NUMBER TOP-SIDE MARKING
Thermally Enhanced
–40°C to 125°C Reel of 2500 TPS5450QDDARQ1 5450Q
SOIC –DDA
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1) (2)
VIN –0.3 V to 40 V(3)
BOOT –0.3 V to 50 V
PH (steady-state) –0.6 V to 40 V(3)
VIInput voltage range ENA –0.3 V to 7 V
BOOT-PH 10 V
VSENSE –0.3 V to 3 V
PH (transient <10 ns) –1.2 V
IOSource current PH Internally Limited
Ilkg Leakage current PH 10 μA
TJOperating virtual-junction temperature range –40°C to 150°C
Tstg Storage temperature –65°C to 150°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) Approaching the absolute maximum rating for the VIN pin may cause the voltage on the PH pin to exceed the absolute maximum rating.
THERMAL INFORMATION TPS5450-Q1
THERMAL METRIC(1) DDA UNITS
8 PINS
θJA Junction-to-ambient thermal resistance(2) 48.2
θJCtop Junction-to-case (top) thermal resistance(3) 47.1
θJB Junction-to-board thermal resistance(4) 22.5 °C/W
ψJT Junction-to-top characterization parameter(5) 5.4
ψJB Junction-to-board characterization parameter(6) 22.4
θJCbot Junction-to-case (bottom) thermal resistance(7) 2.9
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific
JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining θJA , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
2Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
DISSIPATION RATINGS(1) (2)
THERMAL IMPEDANCE
PACKAGE JUNCTION-TO-AMBIENT
8-Pin DDA (4-layer board with solder)(3) 30°C/W
(1) Maximum power dissipation may be limited by overcurrent protection.
(2) Power rating at a specific ambient temperature TAshould be determined with a junction temperature of 125°C. This is the point where
distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or
below 125°C for best performance and long-term reliability. See Thermal Calculations in applications section of this data sheet for more
information.
(3) Test board conditions:
(a) 2 in x 1.85 in, 4 layers, 0.062-in (1,57-mm) thickness
(b) 2-oz copper traces located on the top and bottom of the PCB
(c) 2-oz copper ground planes on the two internal layers
(d) Four thermal vias in the PowerPAD area under the device package
RECOMMENDED OPERATING CONDITIONS MIN MAX UNIT
VIInput voltage range 5.5 36 V
TJOperating virtual-junction temperature –40 125 °C
ELECTRICAL CHARACTERISTICS
TJ=–40°C to 125°C, VIN = 5.5 V to 36 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY VOLTAGE (VIN PIN)
VSENSE = 2 V, Not switching, PH pin open 3 4.4 mA
IQQuiescent current Shutdown, ENA = 0 V 18 50 μA
UNDERVOLTAGE LOCK OUT (UVLO)
Start threshold voltage, UVLO 5.3 5.5 V
Hysteresis voltage, UVLO 330 mV
VOLTAGE REFERENCE
TJ= 25°C 1.202 1.221 1.239
Voltage reference accuracy V
IO= 0 A –5 A 1.196 1.221 1.245
OSCILLATOR
Internally set free-running frequency 400 500 600 kHz
Minimum controllable on time 150 200 ns
Maximum duty cycle 87 89 %
ENABLE (ENA PIN)
Start threshold voltage, ENA 1.3 V
Stop threshold voltage, ENA 0.5 V
Hysteresis voltage, ENA 450 mV
Internal slow-start time (0~100%) 5.4 8 10 ms
CURRENT LIMIT
Current limit 5.7 7.5 9.0 A
Current limit hiccup time 13 16 21 ms
THERMAL SHUTDOWN
Thermal shutdown trip point 135 162 °C
Thermal shutdown hysteresis 14 °C
OUTPUT MOSFET
VIN = 5.5 V 150
rDS(on) High-side power MOSFET switch mΩ
110 230
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): TPS5450-Q1
1
2
3
4
8
7
6
5
PowerPAD
(Pin9)
BOOT
NC
NC
VSENSE
PH
VIN
GND
ENA
DDAPACKAGE
(TOPVIEW)
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
PIN ASSIGNMENTS
TERMINAL FUNCTIONS
TERMINAL DESCRIPTION
NAME NO.
BOOT 1 Boost capacitor for the high-side FET gate driver. Connect 0.01-μF low-ESR capacitor from BOOT pin to PH pin.
NC 2, 3 No internal connection
VSENSE 4 Feedback voltage for the regulator. Connect to output voltage divider.
ENA 5 On/off control. Below 0.5 V, the device stops switching. Float the pin to enable.
GND 6 Ground. Connect to thermal pad.
Input supply voltage. Bypass VIN pin to GND pin close to device package with a high-quality low-ESR ceramic
VIN 7 capacitor.
PH 8 Source of the high side power MOSFET. Connected to external inductor and diode.
PowerPAD 9 GND pin must be connected to the exposed pad for proper operation.
4Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
2.5
2.75
3
3.25
3.5
−50 −25 0 25 50 75 100 125
TJ−JunctionT emperature − °C
IQ−QuiescentCurrent −mA
V =12V
I
460
470
480
490
500
510
520
530
−50 −25 0 25 50 75 100 125
f − OscillatorFrequency − kHz
T − JunctionTemperature − °C
1.210
1.215
1.220
1.225
1.230
-50 -25 0 25 50 75 100 125
T -JunctionTemperature-°C
J
V -VoltageReference-V
REF
5
10
15
20
25
0 5 10 15 20 25 30 35 40
TJ=125°C
TJ=27°C
TJ=– °40 C
ENA=0V
VI−InputV oltage −V
ISD −ShutdownCurrent −Aµ
7
7.5
8
8.5
9
−50 −25 0 25 50 75 100 125
TJ− JunctionTemperature − °C
TSS − InternalSlowStartT
ime − ms
80
90
100
110
120
130
140
150
160
170
180
−50 −25 0 25 50 75 100 125
mΩ
−OnResistance −
rDS(on)
TJ−JunctionTemperature − °C
VI=12V
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
TYPICAL CHARACTERISTICS
OSCILLATOR FREQUENCY NON-SWITCHING QUIESCENT CURRENT
vs vs
JUNCTION TEMPERATURE JUNCTION TEMPERATURE
Figure 1. Figure 2.
SHUTDOWN QUIESCENT CURRENT VOLTAGE REFERENCE
vs vs
INPUT VOLTAGE JUNCTION TEMPERATURE
Figure 3. Figure 4.
ON RESISTANCE INTERNAL SLOW START TIME
vs vs
JUNCTION TEMPERATURE JUNCTION TEMPERATURE
Figure 5. Figure 6.
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TPS5450-Q1
7
7.25
7.50
7.75
8
-50 -25 0 25 50 75 100 125
T -JunctionTemperature-°C
J
MinimumDutyRatio-%
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
MINIMUM CONTROLLABLE ON TIME MINIMUM CONTROLLABLE DUTY RATIO
vs vs
JUNCTION TEMPERATURE JUNCTION TEMPERATURE
Figure 7. Figure 8.
6Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
VIN
UVLO
ENABLE
Thermal
Protection
Reference
Overcurrent
GateDrive
Oscillator
Ramp
Generator
VREF
PH
ENA
GND
BOOT
Z1
Z2
SHDN
SHDN
SHDN
SHDN
SHDN
SHDN
SHDN
SHDN
VIN
112.5%VREF
VSENSE OVP
HICCUP
HICCUP
SHDN
NC
FeedForward
BOOT
NC
POWERPAD
VIN
VOUT
5 µA
1.221VBandgap SlowStart Boot
Regulator
Error
Amplifier
Gain=25
PWM
Comparator
Protection
Gate
Driver
Control
VSENSE
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
APPLICATION INFORMATION
FUNCTIONAL BLOCK DIAGRAM
DETAILED DESCRIPTION
Oscillator Frequency
The internal free-running oscillator sets the PWM switching frequency at 500 kHz. The 500-kHz switching
frequency allows less output inductance for the same output ripple requirement resulting in a smaller output
inductor.
Voltage Reference
The voltage reference system produces a precision reference signal by scaling the output of a temperature
stable bandgap circuit. The bandgap and scaling circuits are trimmed during production testing to an output of
1.221 V at room temperature.
Enable (ENA) and Internal Slow Start
The ENA pin provides electrical on/off control of the regulator. Once the ENA pin voltage exceeds the threshold
voltage, the regulator starts operation and the internal slow start begins to ramp. If the ENA pin voltage is pulled
below the threshold voltage, the regulator stops switching and the internal slow start resets. Connecting the pin
to ground or to any voltage less than 0.5 V disables the regulator and activates the shutdown mode. The
quiescent current of the TPS5450 in shutdown mode is 18 μA (typical).
The ENA pin has an internal pullup current source, allowing the user to float the ENA pin. If an application
requires controlling the ENA pin, use open drain or open collector output logic to interface with the pin. To limit
the start-up inrush current, an internal slow-start circuit is used to ramp up the reference voltage from 0 V to its
final value, linearly. The internal slow start time is 8 ms (typical).
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TPS5450-Q1
Feed Forward Gain +VIN
Ramppk*pk
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
Undervoltage Lockout (UVLO)
The TPS5450 incorporates an undervoltage lockout circuit to keep the device disabled when VIN (the input
voltage) is below the UVLO start voltage threshold. During power up, internal circuits are held inactive and the
internal slow start is grounded until VIN exceeds the UVLO start threshold voltage. Once the UVLO start
threshold voltage is reached, the internal slow start is released and device start-up begins. The device operates
until VIN falls below the UVLO stop threshold voltage. The typical hysteresis in the UVLO comparator is 330 mV.
Boost Capacitor (BOOT)
Connect a 0.01-μF low-ESR ceramic capacitor between the BOOT pin and PH pin. This capacitor provides the
gate drive voltage for the high-side MOSFET. X7R or X5R grade dielectrics are recommended due to their stable
values over temperature.
Output Feedback (VSENSE) and Internal Compensation
The output voltage of the regulator is set by feeding back the center point voltage of an external resistor divider
network to the VSENSE pin. In steady-state operation, the VSENSE pin voltage should be equal to the voltage
reference 1.221 V.
The TPS5450 implements internal compensation to simplify the regulator design. Because the TPS5450 uses
voltage-mode control, a type 3 compensation network has been designed on chip to provide a high crossover
frequency and a high phase margin for good stability. See the Internal Compensation Network section for more
details.
Voltage Feed Forward
The internal voltage feed forward provides a constant dc power stage gain despite any variations with the input
voltage. This greatly simplifies the stability analysis and improves the transient response. Voltage feed forward
varies the peak ramp voltage inversely with the input voltage so that the modulator and power stage gain are
constant at the feed forward gain:
(1)
The typical feed forward gain of TPS5450 is 25.
Pulse-Width-Modulation (PWM) Control
The regulator employs a fixed frequency pulse-width-modulator (PWM) control method. First, the feedback
voltage (VSENSE pin voltage) is compared to the constant voltage reference by the high-gain error amplifier and
compensation network to produce a error voltage. Then, the error voltage is compared to the ramp voltage by the
PWM comparator. In this way, the error-voltage magnitude is converted to a pulse width, which is the duty cycle.
Finally, the PWM output is fed into the gate drive circuit to control the on-time of the high-side MOSFET.
Overcurrent Limiting
Overcurrent limiting is implemented by sensing the drain-to-source voltage across the high-side MOSFET. The
drain to source voltage is then compared to a voltage level representing the overcurrent threshold limit. If the
drain-to-source voltage exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system
ignores the overcurrent indicator for the leading edge blanking time at the beginning of each cycle to avoid any
turn-on noise glitches.
Once overcurrent indicator is set true, overcurrent limiting is triggered. The high-side MOSFET is turned off for
the rest of the cycle after a propagation delay. The overcurrent limiting mode is called cycle-by-cycle current
limiting.
Sometimes under serious overload conditions such as short-circuit, the overcurrent runaway may still happen
when using cycle-by-cycle current limiting. A second mode of current limiting is used, i.e. hiccup mode
overcurrent limiting. During hiccup mode overcurrent limiting, the voltage reference is grounded and the high-side
MOSFET is turned off for the hiccup time. Once the hiccup time duration is complete, the regulator restarts under
control of the slow start circuit.
8Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
Overvoltage Protection
The TPS5450 has an overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from
output fault conditions. The OVP circuit includes an overvoltage comparator to compare the VSENSE pin voltage
and a threshold of 112.5% ×VREF. Once the VSENSE pin voltage is higher than the threshold, the high-side
MOSFET is forced off. When the VSENSE pin voltage drops lower than the threshold, the high-side MOSFET is
enabled again.
Thermal Shutdown
The TPS5450 protects itself from overheating with an internal thermal shutdown circuit. If the junction
temperature exceeds the thermal shutdown trip point, the voltage reference is grounded and the high-side
MOSFET is turned off. The part is restarted under control of the slow start circuit automatically when the junction
temperature drops 14°C below the thermal shutdown trip point.
PCB Layout
Connect a low ESR ceramic bypass capacitor to the VIN pin. Care should be taken to minimize the loop area
formed by the bypass capacitor connections, the VIN pin, and the TPS5450 ground pin. The best way to do this
is to extend the top side ground area from under the device adjacent to the VIN trace, and place the bypass
capacitor as close as possible to the VIN pin. The minimum recommended bypass capacitance is 4.7 μF ceramic
with a X5R or X7R dielectric.
There should be a ground area on the top layer directly underneath the IC, with an exposed area for connection
to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the
ground side of the input and output filter capacitors as well. The GND pin should be tied to the PCB ground by
connecting it to the ground area under the device as shown below.
The PH pin should be routed to the output inductor, catch diode and boot capacitor. Since the PH connection is
the switching node, the inductor should be located very close to the PH pin and the area of the PCB conductor
minimized to prevent excessive capacitive coupling. The catch diode should also be placed close to the device to
minimize the output current loop area. Connect the boot capacitor between the phase node and the BOOT pin as
shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. The component
placements and connections shown work well, but other connection routings also may be effective.
Connect the output filter capacitor(s) as shown between the VOUT trace and GND. It is important to keep the
loop formed by the PH pin, Lout, Cout and GND as small as is practical.
Connect the VOUT trace to the VSENSE pin using the resistor divider network to set the output voltage. Do not
route this trace too close to the PH trace. Due to the size of the IC package and the device pin-out, the trace
may need to be routed under the output capacitor. Alternately, the routing may be done on an alternate layer if a
trace under the output capacitor is not desired.
If using the grounding scheme shown in Figure 9, use a via connection to a different layer to route to the ENA
pin.
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TPS5450-Q1
BOOT
NC
NC
VSENSE
PH
VIN
GND
ENA
Vout
PH Vin
TOPSIDEGROUND AREA
OUTPUT
INDUCTOR
OUTPUT
FILTER
CAPACITOR
BOOT
CAPACITOR
INPUT
BYPASS
CAPACITOR
CATCH
DIODE
RouteINPUT VOLTAGE
traceunderthecatchdiode
andoutputcapacitor
oronanotherlayer
SignalVIA
RESISTOR
DIVIDER
Feedback Trace
EXPOSED
POWERPAD
AREA
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
Figure 9. Design Layout
10 Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
Figure 10. TPS5450 Land Pattern
Application Circuits
Figure 11 shows the schematic for a typical TPS5450 application. The TPS5450 can provide up to 5-A output
current at a nominal output voltage of 5 V. For proper thermal performance, the exposed PowerPAD™
underneath the device must be soldered down to the printed-circuit board.
Figure 11. Application Circuit, 12-V to 5.0-V
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TPS5450-Q1
DVIN +
IOUT(MAX) 0.25
CBULK ƒsw )ǒIOUT(MAX) ESRMAXǓ
ICIN +
IOUT(MAX)
2
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
Design Procedure
The following design procedure can be used to select component values for the TPS5450. Alternately, the
SWIFT™Designer Software may be used to generate a complete design. The SWIFT™Designer Software uses
an iterative design procedure and accesses a comprehensive database of components when generating a
design. This section presents a simplified discussion of the design process.
To begin the design process a few parameters must be decided upon. The designer needs to know the following:
•Input voltage range
•Output voltage
•Input ripple voltage
•Output ripple voltage
•Output current rating
•Operating frequency
Design Parameters
For this design example, use the following as the input parameters:
DESIGN PARAMETER(1) EXAMPLE VALUE
Input voltage range 10 V to 31 V
Output voltage 5 V
Input ripple voltage 400 mV
Output ripple voltage 30 mV
Output current rating 5 A
Operating frequency 500 kHz
(1) As an additional constraint, the design is set up to be small size and low component height.
Switching Frequency
The switching frequency for the TPS5450 is internally set to 500 kHz. It is not possible to adjust the switching
frequency.
Input Capacitors
The TPS5450 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor.
The minimum recommended decoupling capacitance is 4.7 μF. A high-quality ceramic type X5R or X7R is
required. For some applications, a smaller value decoupling capacitor may be used, so long as the input voltage
and current ripple ratings are not exceeded. The voltage rating must be greater than the maximum input voltage,
including ripple.
This input ripple voltage can be approximated by Equation 2 :
(2)
Where IOUT(MAX) is the maximum load current, fSW is the switching frequency, CIN is the input capacitor value and
ESRMAX is the maximum series resistance of the input capacitor. For this design, the input capacitance consists
of two 4.7 μF capacitors, C1 and C4, in parallel. An additional high-frequency bypass capacitor, C5 is also used.
The maximum RMS ripple current also needs to be checked. For worst case conditions, this can be
approximated by Equation 3 :
(3)
In this case the input ripple voltage would be 281 mV and the RMS ripple current would be 2.5 A. The maximum
voltage across the input capacitors would be VIN max plus delta VIN/2. The chosen input decoupling capacitor is
rated for 50 V, and the ripple current capacity is greater than 2.5 A each, providing ample margin. It is very
important that the maximum ratings for voltage and current are not exceeded under any circumstance.
12 Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
LMIN +
VOUT(MAX) ǒVIN(MAX) *VOUTǓ
VIN(MAX) KIND IOUT FSW(MIN)
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
Additionally some bulk capacitance may be needed, especially if the TPS5450 circuit is not located within about
2 inches from the input voltage source. The value for this capacitor is not critical but it also should be rated to
handle the maximum input voltage including ripple voltage and should filter the output so that input ripple voltage
is acceptable.
Output Filter Components
Two components need to be selected for the output filter, L1 and C2. Because the TPS5450 is an internally
compensated device, a limited range of filter component types and values can be supported.
Inductor Selection
To calculate the minimum value of the output inductor, use Equation 4:
(4)
KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.
Three things need to be considered when determining the amount of ripple current in the inductor: the
peak-to-peak ripple current affects the output ripple voltage amplitude, the ripple current affects the peak switch
current, and the amount of ripple current determines at what point the circuit becomes discontinuous. For
designs using the TPS5450, KIND of 0.2 to 0.3 yields good results. Low output ripple voltages can be obtained
when paired with the proper output capacitor, the peak switch current will be well below the current limit set point,
and relatively low load currents can be sourced before discontinuous operation.
For this design example use KIND = 0.2 and the minimum inductor value is calculated to be 10.4 μH. A higher
standard value is 15 μH, which is used in this design.
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS5450-Q1
IL(RMS) +I2
OUT(MAX))1
12 ǒVOUT ǒVIN(MAX) *VOUTǓ
VIN(MAX) LOUT FSW(MIN)Ǔ2
Ǹ
IL(PK) +IOUT(MAX))
VOUT ǒVIN(MAX) *VOUTǓ
1.6 VIN(MAX) LOUT FSW(MIN)
fCO +
fLC2
85 VOUT
COUT +1
3357 LOUT fCO VOUT
ESRMAX +1
2p COUT fCO
V (MAX)=
PP
()
ESR xV xV -V
MAX OUT IN(MAX) OUT
N xV xL
C IN(MAX) OUT xFSW
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
For the output filter inductor it is important that the RMS current and saturation current ratings not be exceeded.
The RMS inductor current can be found from Equation 5:
(5)
and the peak inductor current can be determined with Equation 6:
(6)
For this design, the RMS inductor current is 5.004 A, and the peak inductor current is 5.34 A. The chosen
inductor is a Sumida CDRH1127/LD-150 15μH. It has a minimum rated current of 5.65 A for both saturation and
RMS current. In general, inductor values for use with the TPS5450 are in the range of 10 μH to 100 μH.
Capacitor Selection
The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent
series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important
because, along with the inductor ripple current, it determines the amount of output ripple voltage. The actual
value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between
the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. Due to
the design of the internal compensation, it is desirable to keep the closed loop crossover frequency in the range
3 kHz to 30 kHz, as this frequency range has adequate phase boost to allow for stable operation. For this design
example, it is assumed that the intended closed loop crossover frequency is between 2590 Hz and 24 kHz and
also below the ESR zero of the output capacitor. Under these conditions the closed loop crossover frequency is
related to the LC corner frequency by:
(7)
And the desired output capacitor value for the output filter to:
(8)
For a desired crossover of 12 kHz and a 15-μH inductor, the calculated value for the output capacitor is 330 μF.
The capacitor type should be chosen so that the ESR zero is above the loop crossover. The maximum ESR
should be:
(9)
The maximum ESR of the output capacitor also determines the amount of output ripple as specified in the initial
design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter.
Check that the maximum specified ESR as listed in the capacitor data sheet results in an acceptable output
ripple voltage:
(10)
Where:
ΔVPP is the desired peak-to-peak output ripple.
NCis the number of parallel output capacitors.
FSW is the switching frequency.
14 Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
ICOUT(RMS) +1
12
Ǹ
ȧ
ȡ
Ȣ
VOUT ǒVIN(MAX) *VOUTǓ
VIN(MAX) LOUT FSW NCȧ
ȣ
Ȥ
R2 +R1 1.221
VOUT *1.221
VOUTMAX +0.87 ǒǒVINMIN *IOMAX 0.230Ǔ)VDǓ*ǒIOMAX RLǓ*VD
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
For this design example, a single 330-μF output capacitor is chosen for C3. The calculated RMS ripple current is
143 mA and the maximum ESR required is 40 mΩ. A capacitor that meets these requirements is a Sanyo
Poscap 10TPB330M, rated at 10 V with a maximum ESR of 35 mΩand a ripple current rating of 3 A. An
additional small 0.1-μF ceramic bypass capacitor, C6 is also used in this design.
The minimum ESR of the output capacitor should also be considered. For good phase margin, the ESR zero
when the ESR is at a minimum should not be too far above the internal compensation poles at 24 kHz and
54 kHz.
The selected output capacitor must also be rated for a voltage greater than the desired output voltage plus one
half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the
output capacitor is given by Equation 11:
(11)
Where:
NCis the number of output capacitors in parallel.
FSW is the switching frequency.
Other capacitor types can be used with the TPS5450, depending on the needs of the application.
Output Voltage Setpoint
The output voltage of the TPS5450 is set by a resistor divider (R1 and R2) from the output to the VSENSE pin.
Calculate the R2 resistor value for the output voltage of 5 V using Equation 12:
(12)
For any TPS5450 design, start with an R1 value of 10 kΩ. For an output voltage closest to but at least 5 V, R2 is
3.16 kΩ.
Boot Capacitor
The boot capacitor should be 0.01 μF.
Catch Diode
The TPS5450 is designed to operate using an external catch diode between PH and GND. The selected diode
must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum
voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus on half the
peak to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note
that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode
parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is
capable of dissipating the power losses. For this design, a Diodes, Inc. B540A is chosen, with a reverse voltage
of 40 V, forward current of 5 A, and a forward voltage drop of 0.5 V.
ADVANCED INFORMATION
Output Voltage Limitations
Due to the internal design of the TPS5450, there are both upper and lower output voltage limits for any given
input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87%
and is given by:
(13)
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): TPS5450-Q1
VOUTMIN +0.12 ǒǒVINMAX *IOMIN 0.110Ǔ)VDǓ*ǒIOMIN RLǓ*VD
H(s) +ǒ1)s
2p Fz1Ǔ ǒ1)s
2p Fz2Ǔ
ǒs
2p Fp0Ǔ ǒ1)s
2p Fp1Ǔ ǒ1)s
2p Fp2Ǔ ǒ1)s
2p Fp3Ǔ
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
Where
VINMIN = minimum input voltage
IOMAX = maximum load current
VD= catch diode forward voltage.
RL= output inductor series resistance.
This equation assumes maximum on resistance for the internal high side FET.
The lower limit is constrained by the minimum controllable on time, which may be as high as 200 ns. The
approximate minimum output voltage for a given input voltage and minimum load current is given by:
(14)
Where
VINMAX = maximum input voltage
IOMIN = minimum load current
VD= catch diode forward voltage.
RL= output inductor series resistance.
This equation assumes nominal on resistance for the high-side FET and accounts for worst case variation of
operating frequency set point. Any design operating near the operational limits of the device should be
carefully checked to ensure proper functionality.
Internal Compensation Network
The design equations given in the example circuit can be used to generate circuits using the TPS5450. These
designs are based on certain assumptions and will tend to always select output capacitors within a limited range
of ESR values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of
the TPS5450. Equation 15 gives the nominal frequency response of the internal voltage-mode type III
compensation network:
(15)
Where
Fp0 = 2165 Hz, Fz1 = 2170 Hz, Fz2 = 2590 Hz
Fp1 = 24 kHz, Fp2 = 54 kHz, Fp3 = 440 kHz
Fp3 represents the non-ideal parasitics effect.
Using this information along with the desired output voltage, feed forward gain and output filter characteristics,
the closed loop transfer function can be derived.
Thermal Calculations
The following formulas show how to estimate the device power dissipation under continuous conduction mode
operations. They should not be used if the device is working at light loads in the discontinuous conduction mode.
Conduction Loss: Pcon = IOUT 2x RDS(on) x VOUT/VIN
Switching Loss: Psw = VIN x IOUT x 0.01
Quiescent Current Loss: Pq = VIN x 0.01
Total Loss: Ptot = Pcon + Psw + Pq
Given TA=>Estimated Junction Temperature: TJ= TA+ Rth x Ptot
Given TJMAX = 125°C =>Estimated Maximum Ambient Temperature: TAMAX = TJMAX –Rth x Ptot
16 Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
I -OutputCurrent- A
O
OutputRegulation-%
75
80
85
90
95
100
0 1 2 3 4 5 6
I -OutputCurrent- A
O
Efficiency-%
V =12V
I
V =15V
I
V =24V
I
V =28V
I
V =200mV/Div(ACCoupled)
I
PH=10V/Div
t-Time-1 s/Divm
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
10 13 16 19 22 25 28 31
V -InputVoltage-V
I
OutputRegulation-%
I =2.5 A
O
I =5 A
O
I =0 A
O
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
PERFORMANCE GRAPHS
The performance graphs (Figure 12 through Figure 18) are applicable to the circuit in Figure 11. Ta = 25 °C.
unless otherwise specified.
Figure 12. Efficiency vs. Output Current Figure 13. Output Regulation % vs. Output Current
Figure 14. Output Regulation % vs. Input Voltage Figure 15. Input Voltage Ripple and PH Node, Io =
5 A.
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): TPS5450-Q1
V =50mV/div(ACCoupled,20MHzBWL)
OUT
V =10V/div
PH
t-Time=1 s/divm
V =50mV/div(ACCoupled,20MHzBWL)
OUT
I =1 A/div
OUT
t-Time=100 s/divm
25
50
75
100
125
0 0.5 1 1.5 2 2.5 3 3.5
I PowerDissipation-W
C
T -JunctionTemperature-°C
J
TPS5450-Q1
SLVS834A –JULY 2008–REVISED OCTOBER 2011
www.ti.com
Figure 16. Output Voltage Ripple and PH Node, Io Figure 17. Transient Response, Io Step 1.25 to 3.75
= 5 A A.
Figure 18. TPS5450 Power Dissipation vs Junction Temperature.
18 Submit Documentation Feedback Copyright ©2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS5450-Q1
TPS5450-Q1
www.ti.com
SLVS834A –JULY 2008–REVISED OCTOBER 2011
REVISION HISTORY
Changes from Original (July 2008) to Revision A Page
•Added Thermal Table ........................................................................................................................................................... 2
Copyright ©2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): TPS5450-Q1
PACKAGE OPTION ADDENDUM
www.ti.com 12-Jul-2012
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TPS5450QDDARQ1 ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-3-260C-168 HR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS5450-Q1 :
•Catalog: TPS5450
•Enhanced Product: TPS5450-EP
NOTE: Qualified Version Definitions:
PACKAGE OPTION ADDENDUM
www.ti.com 12-Jul-2012
Addendum-Page 2
•Catalog - TI's standard catalog product
•Enhanced Product - Supports Defense, Aerospace and Medical Applications
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic."Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP®Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap
Wireless Connectivity www.ti.com/wirelessconnectivity
TI E2E Community Home Page e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright ©2012, Texas Instruments Incorporated