19-3899; Rev 1; 11/05 Microprocessor Monitor The MAX1232 microprocessor (P) supervisory circuit provides P housekeeping and power-supply supervision functions while consuming only 1/10th the power of the DS1232. The MAX1232 enhances circuit reliability in P systems by monitoring the power supply, monitoring the software execution, and providing a debounced manual reset input. The MAX1232 is a plug-in upgrade of the Dallas DS1232. A reset pulse of at least 250ms duration is supplied on power-up, power-down, and low-voltage brownout conditions (5% or 10% supply tolerances can be selected digitally). Also featured is a debounced manual reset input that forces the reset outputs to their active states for a minimum of 250ms. A digitally programmable watchdog timer monitors software execution and can be programmed for timeout settings of 150ms, 600ms, or 1.2s. The MAX1232 requires no external components. Applications Computers Controllers Intelligent Instruments Features o Consumes 1/10th the Power of the DS1232 o Precision Voltage Monitor--Adjustable +4.5V or +4.75V o Power-OK/Reset Pulse Width--250ms Min o No External Components o Adjustable Watchdog Timer--150ms, 600ms, or 1.2s o Debounced Manual Reset Input for External Override o Available in 8-Pin PDIP/SO and 16-Pin Wide SO Packages Ordering Information PART TEMP RANGE PIN-PACKAGE MAX1232C/D 0C to +70C Dice* MAX1232CPA 0C to +70C 8 PDIP MAX1232CSA 0C to +70C 8 SO Ordering Information continued on last page. *Contact factory for dice specifications. Devices in PDIP and SO packages are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering. Lead free not available for CERDIP package. Automotive Systems Pin Configurations Critical P Power Monitoring TOP VIEW PB RST 1 Typical Operating Circuit 8 VCC 7 ST 3 6 RST GND 4 5 RST TD 2 MAX1232 TOL RST VCC TOL 5%/10% TOLERANCE SELECT DIP/SO RESET GENERATOR REF RST PB RST MAX1232 N.C. 1 16 N.C. PB RST 2 15 VCC TD 4 TD WATCHDOG TIMEBASE SELECT WATCHDOG TIMER GND 14 N.C. N.C. 3 DEBOUNCE ST MAX1232 13 ST N.C. 5 12 N.C. TOL 6 11 RST N.C. 7 10 N.C. GND 8 9 RST WIDE SO ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com. 1 MAX1232 General Description MAX1232 Microprocessor Monitor ABSOLUTE MAXIMUM RATINGS Voltage on Any Pin (with respect to GND)...............-1V to +7V Operating Temperature Range C Suffix ......................................................0C to +70C E Suffix....................................................-40C to +85C M Suffix .................................................-55C to +125C Storage Temperature Range........................-65C to +160C Lead Temperature (soldering, 10s)...........................+300C Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Recommended DC Operating Conditions (TA = TMIN to TMAX) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 5.0 5.5 V Supply Voltage VCC 4.5 ST and PBRST Input High Level (Note 1) VIH 2.0 VCC + 0.3 V ST and PBRST Input Low Level VIL -0.3 +0.8 V MAX UNITS DC Electrical Characteristics (VCC = +4.5V to +5.5V, TA = TMIN to TMAX) PARAMETER Input Leakage ST, TOL SYMBOL CONDITIONS IIL MIN TYP -1.0 +1.0 A Output Current RST IOH VOH = 2.4V -1.0 -12 mA Output Current RST, RST IOL VOL = 0.4V 2.0 10 mA Operating Current (Note 2) ICC 50 200 A VCC 5% Trip Point (Note 3) VCCTP TOL = GND 4.50 4.62 4.74 V VCC 10% Trip Point (Note 3) VCCTP TOL = VCC 4.25 4.37 4.49 V MIN TYP MAX UNITS CIN 5 pF COUT 7 pF Capacitance (Note 4) (TA = +25C) PARAMETER Input Capacitance ST, TOL Output Capacitance RST, RST 2 SYMBOL CONDITIONS _______________________________________________________________________________________ Microprocessor Monitor MAX1232 AC Electrical Characteristics (VCC = +5V 10%, TA = TMIN to TMAX) PARAMETER SYMBOL PBRST (Note 5) CONDITIONS tPB Figure 3 PBRST Delay tPBD Figure 3 Reset Active Time tRST ST Pulse Width tST ST Timeout Period tTD MIN TYP MAX 20 Figure 4 UNITS ms 1 4 20 ms 250 610 1000 ms 75 ns Figure 4, TD pin = 0V 62.5 150 250 TD pin = open 250 600 1000 TD pin = VCC 500 1200 2000 ms VCC Fall Time (Note 4) tF Figure 5 10 s VCC Rise Time (Note 4) tB Figure 6 0 s VCC Detect to RST High and RST Low tBPD Figure 7, VCC falling VCC Detect to RST Low and RST Open (Note 6) tBPU Figure 8, VCC rising Note 1: Note 2: Note 3: Note 4: Note 5: Note 6: 250 610 100 ns 1000 ms PBRST is internally pulled up to VCC with an internal impedance of typically 40k. Measured with outputs open. All voltages referenced to GND. Guaranteed by desing. PBRST must be held low for a minimum of 20ms to guarantee a reset. tR = 5s. Pin Description PIN NAME FUNCTION WIDE SO DIP/SO 1, 3, 5, 7, 10, 12, 14, 16 -- N.C. 2 1 PBRST 4 2 TD 6 3 TOL Tolerance Input. Connect to GND for 5% tolerance or to V CC for 10% tolerance. 8 4 GND Ground No Connection Pushbutton Reset Input. A debounced active-low input that ignores pulses less than 1ms in duration and is guaranteed to recognize inputs of 20ms or greater. Time Delay Set. The watchdog timebase select input (t TD = 150ms for TD = 0V, tTD = 600ms for TD = open, tTD = 1.2s for TD = VCC). 9 5 RST Reset Output (Active High). Goes active: (1) If VCC falls below the selected reset voltage threshold (2) If PBRST is forced low (3) If ST is not strobed within the minimum timeout period (4) During power-up 11 6 RST Reset Output (Active Low, Open-Drain). See RST. 13 7 ST 15 8 VCC Strobe Input. Input for watchdog timer. The +5V Power-Supply Input _______________________________________________________________________________________ 3 MAX1232 Microprocessor Monitor Detailed Description Power Monitor A voltage detector monitors VCC and holds the reset outputs (RST and RST) in their active states whenever VCC is below the selected 5% or 10% tolerance (4.62V or 4.37V, typically). To select the 5% level, connect TOL to ground. To select the 10% level, connect TOL to VCC. The reset outputs will remain in their active states until VCC has been continuously in-tolerance for a minimum of 250ms (the reset active time) to allow the power supply and P to stabilize. The RST output both sinks and sources current, while the RST output, an open-drain MOSFET, sinks current only and must be pulled high. Pushbutton Reset Input The MAX1232's debounced manual reset input (PBRST) manually forces the reset outputs into their active states. The reset outputs go active after PBRST has been held low for a time tPBD, the pushbutton reset delay time. The reset outputs remain in their active states for a minimum of 250ms after PBRST rises above VIH (Figure 3). A mechanical pushbutton or an active logic signal can drive the PBRST input. The debounced input ignores input pulses less than 1ms and is guaranteed to recognize pulses of 20ms or greater. The PBRST input has an internal pullup to VCC of about 100A; therefore, an external pullup resistor is not necessary. Watchdog Timer The microprocessor drives the ST input with an input/output (I/O) line. The microprocessor must toggle the ST input within a set period (as determined by TD) to verify proper software execution. If a hardware or software failure keeps ST from toggling within the minimum timeout period--ST is activated only by falling edges (a high-to-low transition)--the MAX1232 reset outputs are forced to their active states for 250ms (Figure 2). This typically initiates the microprocessor's power-up routine. If the interruption continues, new reset pulses are generated each timeout period until ST is strobed. The timeout period is determined by the TD input connection. This timeout period is typically 150ms with TD connected to GND, 600ms with TD floating, or 1200ms with TD connected to VCC. The software routine that strobes ST is critical. The code must be in a section of software that executes frequently enough so the time between toggles is less than the watchdog timeout period. One common technique controls the microprocessor I/O line from two sections of the program. The software might set the I/O line high while operating in the foreground mode, and set it low while in the background or interrupt mode. If both modes do not execute correctly, the watchdog timer issues reset pulses. +5V +5V 10k TD VCC ST PB RST I/O MICROPROCESSOR MAX1232 RST +8V 7805 3-TERMINAL REGULATOR +5V VCC 0.1F RST MICROPROCESSOR MAX1232 RESET ST GND Figure 1. Pushbutton Reset 4 TD TOL TOL RESET GND Figure 2. Watchdog Timer _______________________________________________________________________________________ I/O Microprocessor Monitor MAX1232 tST ST tPB tPBD PB RST tTD VIH VIL tRST RST NOTE: tSD IS THE MAXIMUM ELAPSED TIME BETWEEN ST HIGH-TO-LOW TRANSITIONS (ST IS ACTIVATED BY FALLING EDGES ONLY) WHICH WILL KEEP THE WATCHDOG TIMER FROM FORCING THE RESET OUTPUTS ACTIVE FOR A TIME OF tRST. tTD IS A FUNCTION OF THE VOLTAGE AT THE TD PIN, AS TABULATED BELOW. RST Figure 3. Pushbutton Reset. The debounced PBRST input ignores input pulses less than 1ms and is guaranteed to recognize pulses of 20ms or greater. CONDITION MIN tTD TYP MAX TD pin = 0V TD pin = open TD pin = VCC 62.5ms 250ms 500ms 150ms 250ms 1200ms 250ms 1000ms 2000ms Figure 4. Watchdog Strobe Input tF tR VCC +4.75V +4.75V +4.25V +4.25V VCC Figure 5. Power-Down Slew Rate Figure 6. Power-Up Slew Rate _______________________________________________________________________________________ 5 MAX1232 Microprocessor Monitor VCC +4.5V (5% TRIP POINT) +4.75V (5% TRIP POINT) +4.5V (10% TRIP POINT) +4.25V (10% TRIP POINT) VCC tRPD tRPU RST RST VOH VOH VOL RST VOL RST VCC SLEW RATE = 1.66mV/sec (0.5V/300sec) Figure 7. VCC Detect Reset Output Delay (Power-Down) Chip Topography PB RST Figure 8. VCC Detect Reset Output Delay (Power-Up) Ordering Information (continued) PART VCC TD 0.099" (2.51 mm) TEMP RANGE PIN-PACKAGE MAX1232CWE 0C to +70C MAX1232EPA -40C to +85C 16 Wide SO 8 PDIP MAX1232ESA -40C to +85C 8 SO MAX1232EWE -40C to +85C 16 Wide SO MAX1232MJA -55C to +125C 8 CERDIP Ordering Information continued on last page. *Contact factory for dice specifications. Devices in PDIP and SO packages are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering. Lead free not available for CERDIP package. ST TOL Package Information For the latest package outline information, go to www.maxim-ic.com/packages. RST GND 0.070" (1.78 mm) RST Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 6 _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 (c) 2005 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc.