### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## General Description

The MAX1224/MAX1225 low-power, high-speed, serialoutput, 12-bit, analog-to-digital converters (ADCs) operate at up to 1.5 Msps . These devices feature true-differential inputs, offering better noise immunity, distortion improvements, and a wider dynamic range over singleended inputs. A standard SPITTM/QSPI ${ }^{T M} / \mathrm{MICROWIRE}$ ™ interface provides the clock necessary for conversion. These devices easily interface with standard digital signal processor (DSP) synchronous serial interfaces.
The MAX1224/MAX1225 operate from a single +2.7 V to +3.6 V supply voltage and require an external reference. The MAX1224 has a unipolar analog input, while the MAX1225 has a bipolar analog input. These devices feature a partial power-down mode and a full power-down mode for use between conversions, which lower the supply current to 1 mA (typ) and $1 \mu \mathrm{~A}$ (max), respectively. Also featured is a separate power-supply input (VL), which allows direct interfacing to +1.8 V to V DD digital logic. The fast conversion speed, low-power dissipation, good AC performance, and DC accuracy ( $\pm 1.5$ LSB INL) make the MAX1224/MAX1225 ideal for industrial process control, motor control, and base-station applications.
The MAX1224/MAX1225 come in a 12-pin TQFN package, and are available in the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.

|  | Applications |
| :--- | :--- |
| Data Acquisition | Communications |
| Bill Validation | Portable Instruments |
| Motor Control |  |

Pin Configuration


SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

- 1.5Msps Sampling Rate
- Only 18mW (typ) Power Dissipation
- Only $1 \mu \mathrm{~A}$ (max) Shutdown Current
- High-Speed, SPI-Compatible, 3-Wire Serial Interface
- 69dB S/(N + D) at 525kHz Input Frequency
- Internal True-Differential Track/Hold (T/H)
- External Reference
- No Pipeline Delays
- Small 12-Pin TQFN Package

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | INPUT |
| :--- | :--- | :--- | :---: |
| MAX1224ETC +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 TQFN | Unipolar |
| MAX1225ETC +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 TQFN | Bipolar |

+Denotes a lead(Pb)-free/RoHS-compliant package.
$T$ = Tape and reel.
Typical Operating Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## ABSOLUTE MAXIMUM RATINGS

| VDD to GND. | V to + |
| :---: | :---: |
| $V_{L}$ to GND ...............-0.3V to the lower of ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) and +6 V |  |
| Digital Inputs |  |
| Digital Outputto GND ................-0.3V to the lower of ( $\left.\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}\right)$ and +6 V |  |
| Analog Inputs and |  |
|  | 0.3V to |


|  |  |
| :---: | :---: |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 12-Pin TQFN (derate 16.9mW | C) ......1349mW |
| Operating Temperature Range |  |
| MAX122_ ETC |  |
| Junction Temperature |  |
| Storage Temperature Range .......................... $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) .............................. 300 |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, fSCLK $=24.0 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted Typical values are at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 12 |  |  | Bits |
| Relative Accuracy | INL | (Note 1) | -1.5 |  | +1.5 | LSB |
| Differential Nonlinearity | DNL | Guaranteed no missing codes (Note 2) | -1.0 |  | +1.5 | LSB |
| Offset Error |  |  |  |  | $\pm 8.0$ | LSB |
| Offset-Error Temperature Coefficient |  |  |  | $\pm 1$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error |  | Offset nulled |  |  | $\pm 6.0$ | LSB |
| Gain Temperature Coefficient |  |  |  | $\pm 2$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC SPECIFICATIONS (fin $=525 \mathrm{kHz}$ sine wave, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {REF }}$, unless otherwise noted.) |  |  |  |  |  |  |
| Signal-to-Noise Plus Distortion | SINAD |  | 66 | 69 |  | dB |
| Total Harmonic Distortion | THD | Up to the 5th harmonic |  | -80 | -76 | dB |
| Spurious-Free Dynamic Range | SFDR |  |  | -83 | -76 | dB |
| Intermodulation Distortion | IMD | $\mathrm{f}_{\mathrm{N} 1}=250 \mathrm{kHz}, \mathrm{f} / \mathrm{N} 2=300 \mathrm{kHz}$ |  | -78 |  | dB |
| Full-Power Bandwidth |  | -3dB point |  | 15 |  | MHz |
| Full-Linear Bandwidth |  | $\mathrm{S} /(\mathrm{N}+\mathrm{D})>68 \mathrm{~dB}$, single ended |  | 1.2 |  | MHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Minimum Conversion Time | tconv | (Note 3) |  |  | 0.667 | $\mu \mathrm{s}$ |
| Maximum Throughput Rate |  |  | 1.5 |  |  | Msps |
| Minimum Throughput Rate |  | (Note 4) | 10 |  |  | ksps |
| Track-and-Hold Acquisition Time | tACQ | (Note 5) |  | 125 |  | ns |
| Aperture Delay |  |  |  | 5 |  | ns |
| Aperture Jitter |  | (Note 6) |  | 30 |  | ps |
| External Clock Frequency | fsclk | (Note 7) |  |  | 24.0 | MHz |

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, V_{L}=V_{D D}, V_{R E F}=2.048 \mathrm{~V}$, fSCLK $=24.0 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS (AIN+, AIN-) |  |  |  |  |  |  |
| Differential Input Voltage Range | VIN | AIN+ - AIN-, MAX1224 | 0 |  | $V_{\text {REF }}$ | V |
|  |  | AIN+ - AIN-, MAX1225 | -VREF / 2 |  | $+\mathrm{V}_{\text {REF }} / 2$ |  |
| Absolute Input Voltage Range |  |  | 0 |  | VDD | V |
| DC Leakage Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance |  | Per input pin |  | 16 |  | pF |
| Input Current (Average) |  | Time averaged at maximum throughput rate |  | 50 |  | $\mu \mathrm{A}$ |
| REFERENCE INPUT (REF) |  |  |  |  |  |  |
| REF Input Voltage Range | VReF |  | 1.0 |  | $\begin{aligned} & V_{D D}+ \\ & 50 \mathrm{mV} \end{aligned}$ | V |
| Input Capacitance |  |  |  | 20 |  | pF |
| DC Leakage Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Current (Average) |  | Time averaged at maximum throughput rate |  | 200 |  | $\mu \mathrm{A}$ |
| DIGITAL INPUTS (SCLK, CNVST) |  |  |  |  |  |  |
| Input-Voltage Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | $0.3 \times \mathrm{V}$ L | V |
| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
| Input Leakage Current | IIL |  |  | 0.05 | $\pm 10$ | $\mu \mathrm{A}$ |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |  |  |
| Output Load Capacitance | Cout | For stated timing performance |  |  | 30 | pF |
| Output-Voltage Low | VOL | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}} \geq 1.8 \mathrm{~V}$ |  |  | 0.4 | V |
| Output-Voltage High | V OH | ISOURCE $=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}} \geq 1.8 \mathrm{~V}$ | VL-0.5V |  |  | V |
| Output Leakage Current | IOL | Output high impedance |  | $\pm 0.2$ | $\pm 10$ | $\mu \mathrm{A}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | $V_{\text {DD }}$ |  | 2.7 |  | 3.6 | V |
| Digital Supply Voltage | VL |  | 1.8 |  | VDD | V |
| Analog Supply Current, Normal Mode | IDD | Static, fSCLK $=24.0 \mathrm{MHz}$ |  | 5 | 7 | mA |
|  |  | Static, no SCLK |  | 4 | 5 |  |
|  |  | Operational, 1.5Msps |  | 6 | 8 |  |
| Analog Supply Current, Partial Power-Down Mode | IDD | fSCLK $=24.0 \mathrm{MHz}$ |  | 1 |  | mA |
|  |  | No SCLK |  | 1 |  |  |
| Analog Supply Current, Full Power-Down Mode | IDD | fSCLK $=24.0 \mathrm{MHz}$ |  | 1 |  | $\mu \mathrm{A}$ |
|  |  | No SCLK |  | 0.3 | 1 |  |
| Digital Supply Current (Note 8) |  | Operational, full-scale input at 1.5 Msps |  | 0.3 | 1 | mA |
|  |  | Static, fSCLK $=24.0 \mathrm{MHz}$ |  | 0.15 | 0.5 |  |
|  |  | Partial/full power-down mode, $\text { fsclk }=24.0 \mathrm{MHz}$ |  | 0.1 | 0.3 |  |
|  |  | Static, no SCLK, all modes |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Positive-Supply Rejection | PSR | Full-scale input, 3V +20\%, -10\% |  | $\pm 0.2$ | $\pm 3.0$ | mV |

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## TIMING CHARACTERISTICS

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{REF}}=2.048 \mathrm{~V}$, fSCLK $=24.0 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted Typical values are at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Pulse-Width High | ${ }_{\text {t }} \mathrm{CH}$ | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 18.7 |  |  | ns |
|  |  | $V_{L}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$, minimum recommended (Note 7) | 22.5 |  |  |  |
| SCLK Pulse-Width Low | tCL | $\mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 18.7 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$, minimum recommended (Note 7) |  | 22.5 |  |  |
| SCLK Rise to DOUT Transition | tDOut | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{L}}=2.7 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 17 |  |  | ns |
|  |  | $\mathrm{CL}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | 24 |  |
| DOUT Remains Valid After SCLK Rise | tDHOLD | $V_{L}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 4 |  |  | ns |
| CNVST Fall to SCLK Fall | tSETUP | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 10 |  |  | ns |
| CNVST Pulse Width | tcsw | $\mathrm{V}_{\mathrm{L}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ | 20 |  |  | ns |
| Power-Up Time; Full Power-Down | tPWR-UP |  |  | 2 |  | ms |
| Restart Time; Partial Power-Down | trcv |  |  | 16 |  | Cycles |

Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and the offset error have been nulled.
Note 2: No missing codes over temperature.
Note 3: Conversion time is defined as the number of clock cycles (16) multiplied by the clock period
Note 4: At sample rates below 10 ksps , the input full-linear bandwidth is reduced to 5 kHz .
Note 5: The listed value of three SCLK cycles is given for full-speed continuous conversions. Acquisition time begins on the 14th rising edge of SCLK and terminates on the next falling edge of CNVST. The IC idles in acquisition mode between conversions.
Note 6: Undersampling at the maximum signal bandwidth requires the minimum jitter spec for SINAD performance.
Note 7: 1.5 Msps operation guaranteed for $\mathrm{V}_{\mathrm{L}}>2.7 \mathrm{~V}$. See the Typical Operating Characteristics section for recommended sampling speeds for $\mathrm{V}_{\mathrm{L}}<2.7 \mathrm{~V}$.
Note 8: Digital supply current is measured with the $\mathrm{V}_{\mathrm{IH}}$ level equal to $\mathrm{V}_{\mathrm{L}}$, and the $\mathrm{V}_{\mathrm{IL}}$ level equal to GND.


Figure 1. Detailed Serial-Interface Timing

a) $\mathrm{HIGH}-\mathrm{Z}$ TO $\mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ TO $\mathrm{V}_{\mathrm{OH}}$ AND $\mathrm{V}_{\mathrm{OH}}$ TO HIGH-Z

b) HIGH-Z TO $V_{O L}, V_{O H} T O V_{O L}$, AND VOL TO HIGH-Z

Figure 2. Load Circuits for Enable/Disable Times

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## Typical Operating Characteristics

$\left(V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{L}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=2.048 \mathrm{~V}\right.$, fSCLK $=24 \mathrm{MHz}$, fSAMPLE $=1.5 \mathrm{Msps}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE (MAX1224)


OFFSET ERROR
vs. TEMPERATURE (MAX1225)


INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE (MAX1224)


DIFFERENTIAL NONLINEARITY
vs. DIGITAL OUTPUT CODE (MAX1225)


GAIN ERROR
vs. TEMPERATURE (MAX1224)


INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE (MAX1225)


OFFSET ERROR
vs. TEMPERATURE (MAX1224)


GAIN ERROR
vs. TEMPERATURE (MAX1225)


### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## Typical Operating Characteristics (continued)

$\left(V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{L}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=2.048 \mathrm{~V}\right.$, fSCLK $=24 \mathrm{MHz}$, fSAMPLE $=1.5 \mathrm{Msps}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


DYNAMIC PERFORMANCE
vs. INPUT FREQUENCY (MAX1225)


SFDR vs. INPUT FREQUENCY


FFT PLOT (MAX1225)

$\qquad$

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## Typical Operating Characteristics (continued)

$\left(V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{L}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=2.048 \mathrm{~V}\right.$, fSCLK $=24 \mathrm{MHz}$, fSAMPLE $=1.5 \mathrm{Msps}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )



VL PARTIAL/FULL POWER-DOWN SUPPLY CURRENT vs. TEMPERATURE



Vdd/VL FULL POWER-DOWN
SUPPLY CURRENT vs. TEMPERATURE


VDD SUPPLY CURRENT vs. TEMPERATURE


### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## Typical Operating Characteristics (continued)

$\left(V_{D D}=+3 \mathrm{~V}, \mathrm{~V}_{L}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=2.048 \mathrm{~V}, \mathrm{fSCLK}=24 \mathrm{MHz}\right.$, fSAMPLE $=1.5 \mathrm{Msps}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )




Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | AIN- | Negative Analog Input |
| 2 | REF | External Reference Voltage Input. VREF sets the analog input range. Bypass REF with a $0.01 \mu \mathrm{~F}$ capacitor and a $4.7 \mu \mathrm{~F}$ capacitor to RGND. |
| 3 | RGND | Reference Ground. Connect RGND to GND. |
| 4 | $V_{D D}$ | Positive Analog Supply Voltage ( +2.7 V to +3.6 V ). Bypass V DD with a $0.01 \mu \mathrm{~F}$ capacitor and a $10 \mu \mathrm{~F}$ capacitor to GND. |
| 5, 11 | N.C. | No Connection |
| 6 | GND | Ground. GND is internally connected to EP. |
| 7 | VL | Positive Logic Supply Voltage ( 1.8 V to $\mathrm{V}_{\mathrm{DD}}$ ). Bypass $\mathrm{V}_{\mathrm{L}}$ with a $0.01 \mu \mathrm{~F}$ capacitor and a $10 \mu \mathrm{~F}$ capacitor to GND. |
| 8 | DOUT | Serial Data Output. Data is clocked out on the rising edge of SCLK. |
| 9 | CNVST | Convert Start. Forcing CNVST high prepares the part for a conversion. Conversion begins on the falling edge of CNVST. The sampling instant is defined by the falling edge of CNVST. |
| 10 | SCLK | Serial Clock Input. Clocks data out of the serial interface. SCLK also sets the conversion speed. |
| 12 | AlN+ | Positive Analog Input |
| - | EP | Exposed Paddle. EP is internally connected to GND. |

## 1．5Msps，Single－Supply，Low－Power， True－Differential，12－Bit ADCs



Figure 3．Functional Diagram

## Detailed Description

The MAX1224／MAX1225 use an input T／H and succes－ sive－approximation register（SAR）circuitry to convert an analog input signal to a digital 12－bit output．The serial interface requires only three digital lines（SCLK， CNVST，and DOUT）and provides easy interfacing to microprocessors（ $\mu \mathrm{Ps}$ ）and DSPs．Figure 3 shows the simplified internal structure for the MAX1224／MAX1225．

True－Differential Analog Input T／H The equivalent circuit of Figure 4 shows the input archi－ tecture of the MAX1224／MAX1225，which is composed of a T／H，a comparator，and a switched－capacitor digi－ tal－to－analog converter（DAC）．The T／H enters its track－ ing mode on the 14th SCLK rising edge of the previous conversion．Upon power－up，the T／H enters its tracking mode immediately．The positive input capacitor is con－ nected to AIN＋．The negative input capacitor is con－ nected to AIN－．The T／H enters its hold mode on the falling edge of CNVST and the difference between the sampled positive and negative input voltages is con－ verted．The time required for the $\mathrm{T} / \mathrm{H}$ to acquire an input signal is determined by how quickly its input capaci－ tance is charged．If the input signal＇s source imped－ ance is high，the acquisition time lengthens．The acquisition time， $\mathrm{t}_{\mathrm{ACQ}}$ ，is the minimum time needed for


Figure 4．Equivalent Input Circuit
the signal to be acquired．It is calculated by the follow－ ing equation：

$$
t_{A C Q} \geq 9 \times(R S+R I N) \times 16 p F
$$

where RIN $=200 \Omega$ ，and $R S$ is the source impedance of the input signal．
Note：tACQ is never less than 125ns，and any source impedance below $12 \Omega$ does not significantly affect the ADC＇s AC performance．

## Input Bandwidth

The ADC＇s input－tracking circuitry has a 15 MHz small－ signal bandwidth，making it possible to digitize high－ speed transient events and measure periodic signals with bandwidths exceeding the ADC＇s sam－ pling rate by using undersampling techniques．To avoid high－frequency signals being aliased into the fre－ quency band of interest，anti－alias filtering is recom－ mended．

## Analog Input Protection

Internal protection diodes that clamp the analog input to $V_{D D}$ and GND allow the analog input pins to swing from GND－ 0.3 V to $\mathrm{V} D \mathrm{D}+0.3 \mathrm{~V}$ without damage．Both inputs must not exceed VDD or be lower than GND for accurate conversions．

# 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs 

$\qquad$

## Initialization After Power-Up and Starting a Conversion

Upon initial power-up, the MAX1224/MAX1225 require a complete conversion cycle to initialize the internal calibration. Following this initial conversion, the part is ready for normal operation. This initialization is only required after a hardware power-up sequence and is not required after exiting partial or full power-down mode.
To start a conversion, pull CNVST low. At CNVST's falling edge, the T/H enters its hold mode and a conversion is initiated. SCLK runs the conversion and the data can then be shifted out serially on DOUT.

Timing and Control
Conversion-start and data-read operations are controlled by the CNVST and SCLK digital inputs. Figures 1 and 5 show timing diagrams, which outline the serialinterface operation.

A CNVST falling edge initiates a conversion sequence: the $\mathrm{T} / \mathrm{H}$ stage holds the input voltage, the ADC begins to convert, and DOUT changes from high impedance to logic low. SCLK is used to drive the conversion process, and it shifts data out as each bit of the conversion is determined.

SCLK begins shifting out the data after the 4th rising edge of SCLK. DOUT transitions tDOUT after each SCLK's rising edge and remains valid 4ns (tDHOLD) after the next rising edge. The 4th rising clock edge produces the MSB of the conversion at DOUT, and the MSB remains valid 4ns after the 5th rising edge. Since there are 12 data bits and 3 leading zeros, at least 16 rising clock edges are needed to shift out these bits. For continuous operation, pull CNVST high between the 14th and the 16th SCLK rising edges. If CNVST stays low after the falling edge of the 16th SCLK cycle, the DOUT line goes to a high-impedance state on either CNVST's rising edge or the next SCLK's rising edge.


Figure 5. Interface-Timing Sequence


Figure 6. SPI Interface-Partial Power-Down Mode

# 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs 

## Partial Power-Down and Full Power-Down Modes

Power consumption can be reduced significantly by placing the MAX1224/MAX1225 in either partial power-down mode or full power-down mode. Partial power-down mode is ideal for infrequent data sampling and fast wakeup time applications. Pull CNVST high after the 3rd SCLK rising edge and before the 14th SCLK rising edge to enter and stay in partial power-down mode (see Figure 6 ). This reduces the supply current to 1 mA . Drive CNVST low and allow at least 14 SCLK cycles to elapse before driving CNVST high to exit partial power-down mode.
Full power-down mode is ideal for infrequent data sampling and very low supply-current applications. The MAX1224/MAX1225 have to be in partial power-down mode in order to enter full power-down mode. Perform the SCLK/CNVST sequence described above to enter partial power-down mode. Then repeat the same sequence to enter full power-down mode (see Figure 7). Drive CNVST low, and allow at least 14 SCLK cycles to elapse before driving CNVST high to exit full powerdown mode. In partial/full power-down mode, maintain a logic low or a logic high on SCLK to minimize power consumption.

## Transfer Function

Figure 8 shows the unipolar transfer function for the MAX1224. Figure 9 shows the bipolar transfer function for the MAX1225. The MAX1224 output is straight binary, while the MAX1225 output is two's complement.

## Applications Information

External Reference
An external reference is required for the MAX1224/ MAX1225. Use a $4.7 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ bypass capacitor on the REF pin for best performance. The reference input structure allows a voltage range of +1 V to $\mathrm{V}_{\mathrm{DD}}$.

How to Start a Conversion An analog-to-digital conversion is initiated by CNVST and clocked by SCLK, and the resulting data is clocked out on DOUT by SCLK. With SCLK idling high or low, a falling edge on CNVST begins a conversion. This causes the analog input stage to transition from track to hold mode, and for DOUT to transition from high impedance to being actively driven low. A total of 16 SCLK cycles are required to complete a normal conversion. If CNVST is low during the 16th falling SCLK edge, DOUT returns to high impedance on the next rising edge of CNVST or SCLK, enabling the serial interface to be shared by multiple devices. If CNVST returns high after the 14th, but before the 16th SCLK rising edge, DOUT remains active so continuous conversions can be sustained. The highest throughput is achieved when performing continuous conversions. Figure 10 illustrates a conversion using a typical serial interface.


Figure 7. SPI Interface-Full Power-Down Mode

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs



Figure 8. Unipolar Transfer Function (MAX1224 Only)


Figure 9. Bipolar Transfer Function (MAX1225 Only)

## Connection to Standard Interfaces

The MAX1224/MAX1225 serial interface is fully compatible with SPI/QSPI and MICROWIRE (see Figure 11). If a serial interface is available, set the CPU's serial interface in master mode so the CPU generates the serial clock. Choose a clock frequency up to 28.8 MHz .

## SPI and MICROWIRE

When using SPI or MICROWIRE, the MAX1224/MAX1225 are compatible with all four modes programmed with the CPHA and CPOL bits in the SPI or MICROWIRE control register. Conversion begins with a CNVST falling edge. DOUT goes low, indicating a conversion is in progress. Two consecutive 1-byte reads are required to get the full 12 bits from the ADC. DOUT transitions on SCLK rising edges. DOUT is guaranteed to be valid tDOUT later and remains valid until tDHOLD after the following SCLK rising edge. When using CPOL $=0$ and $\mathrm{CPHA}=0$, or $\mathrm{CPOL}=$ 1 and CPHA $=1$, the data is clocked into the $\mu \mathrm{P}$ on the following rising edge. When using CPOL $=0$ and CPHA $=1$, or $\mathrm{CPOL}=1$ and CPHA $=0$, the data is clocked into the $\mu \mathrm{P}$ on the next falling edge. See Figure 11 for connections and Figures 12 and 13 for timing. See the Timing Characteristics section to determine the best mode to use.

QSPI
Unlike SPI, which requires two 1-byte reads to acquire the 12 bits of data from the ADC, QSPI allows the minimum number of clock cycles necessary to clock in the data. The MAX1224/MAX1225 require 16 clock cycles from the $\mu \mathrm{P}$ to clock out the 12 bits of data. Figure 14 shows a transfer using CPOL $=1$ and CPHA $=1$. The conversion result contains three zeros, followed by the 12 data bits, and a trailing zero with the data in MSBfirst format.

DSP Interface to the TMS320C54
The MAX1224/MAX1225 can be directly connected to the TMS320C54_ family of DSPs from Texas Instruments, Inc. Set the DSP to generate its own clocks or use external clock signals. Use either the standard or buffered serial port. Figure 15 shows the simplest interface between the MAX1224/MAX1225 and the TMS320C54_, where the transmit serial clock (CLKX) drives the receive serial clock (CLKR) and SCLK, and the transmit frame sync (FSX) drives the receive frame sync (FSR) and CNVST.
For continuous conversion, set the serial port to transmit a clock, and pulse the frame sync signal for a clock period before data transmission. The serial-port configuration (SPC) register should be set up with internal

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs



Figure 10. Continuous Conversion with Burst/Continuous Clock


Figure 11. Common Serial-Interface Connections to the MAX1224/MAX1225

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs



Figure 12. SPI/MICROWIRE Serial-Interface Timing—Single Conversion (CPOL $=C P H A=0),(C P O L=C P H A=1)$


Figure 13. SPI/MICROWIRE Serial-Interface Timing-Continuous Conversion (CPOL $=C P H A=0),(C P O L=C P H A=1)$


Figure 14. QSPI Serial-Interface Timing—Single Conversion (CPOL $=1, C P H A=1)$
frame sync (TXM = 1), CLKX driven by an on-chip clock source ( $\mathrm{MCM}=1$ ), burst mode ( $\mathrm{FSM}=1$ ), and 16-bit word length ( $\mathrm{FO}=0$ ) .
This setup allows continuous conversions provided that the data-transmit register (DXR) and the data-receive register (DRR) are serviced before the next conversion. Alternatively, autobuffering can be enabled when using the buffered serial port to execute conversions and read the data without CPU intervention. Connect the $\mathrm{V}_{\mathrm{L}}$ pin to the TMS320C54_ supply voltage when the MAX1224/MAX1225 are operating with an analog supply voltage higher than the DSP supply voltage. The
word length can be set to 8 bits with $\mathrm{FO}=1$ to implement the power-down modes. The CNVST pin must idle high to remain in either power-down state.
Another method of connecting the MAX1224/MAX1225 to the TMS320C54_ is to generate the clock signals external to either device. This connection is shown in Figure 16, where serial clock (CLOCK) drives the CLKR, and SCLK and the convert signal (CONVERT) drive the FSR and CNVST.
The serial port must be set up to accept an external receive-clock and external receive-frame sync.

# 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs 

The SPC register should be written as follows:
TXM $=0$, external frame sync
$\mathrm{MCM}=0$, CLKX is taken from the CLKX pin
FSM = 1, burst mode
FO = 0, data transmitted/received as 16-bit words
This setup allows continuous conversion, provided that the DRR is serviced before the next conversion. Alternatively, autobuffering can be enabled when using the buffered serial port to read the data without CPU


Figure 15. Interfacing to the TMS320C54_ Internal Clocks


Figure 16. Interfacing to the TMS320C54_ External Clocks
intervention. Connect the VL pin to the TMS320C54_ supply voltage when the MAX1224/MAX1225 are operating with an analog supply voltage higher than the DSP supply voltage.
The MAX1224/MAX1225 can also be connected to the TMS320C54_ by using the data transmit (DX) pin to drive CNVST and the CLKX generated internally to drive SCLK. A pullup resistor is required on the CNVST signal to keep it high when DX goes high impedance and 0001hex should be written to the DXR continuously for continuous conversions. The power-down modes may be entered by writing 00FFhex to the DXR (see Figures 17 and 18).

DSP Interface to the ADSP21_
The MAX1224/MAX1225 can be directly connectē to the ADSP21_ _ _ family of DSPs from Analog Devices, Inc. Figure 19 shows the direct connection of the MAX1224/MAX1225 to the ADSP21_ _ _. There are two modes of operation that can be programmed to interface with the MAX1224/MAX1225. For continuous conversions, idle CNVST low and pulse it high for one clock cycle during the LSB of the previous transmitted word. The ADSP21_ _ _ STCTL and SRCTL registers should be configured for early framing ( $\mathrm{LAFR}=0$ ) and for an active-high frame (LTFS $=0$, LRFS $=0$ ) signal. In this mode, the data-independent frame-sync bit (DITFS = 1) can be selected to eliminate the need for writing to the transmit-data register more than once. For single conversions, idle CNVST high and pulse it low for the entire conversion. The ADSP21_ _ _ STCTL and SRCTL registers should be configured for late framing (LAFR = 1) and for an active-low frame (LTFS = 1, LRFS =1) signal. This is also the best way to enter the power-down modes by setting the word length to 8 bits (SLEN $=1001$ ). Connect the VL pin to the ADSP21_ _ _ supply voltage when the MAX1224/MAX1225 are operating with a supply voltage higher than the DSP supply voltage (see Figures 17 and 18).


Figure 17. DSP Interface-Continuous Conversion

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs



Figure 18. DSP Interface-Single-Conversion, Continuous/Burst Clock


Figure 19. Interfacing to the ADSP21_ _ _


Figure 20. Power-Supply Grounding Condition
Layout, Grounding, and Bypassing
For best performance, use PC boards. Wire-wrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 20 shows the recommended system ground connections. Establish a single-point analog ground (star ground point) at GND, separate from the logic ground. Connect all other analog grounds and DGND to this star ground point for further noise reduction. The ground return to the power supply for this ground should be low impedance and as short as possible for noise-free operation.
High-frequency noise in the VDD power supply can affect the ADC's high-speed comparator. Bypass this supply to the single-point analog ground with $0.01 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ bypass capacitors. Minimize capacitor lead lengths for best supply-noise rejection.

Definitions
Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1224/MAX1225 are measured using the end-points method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB . A DNL error specification of 1 LSB or less guarantees no missing codes and a monotonic transfer function.

## Aperture Jitter

Aperture jitter (taJ) is the sample-to-sample variation in the time between the samples.

Aperture Delay
Aperture delay (tAD) is the time defined between the falling edge of CNVST and the instant when an actual sample is taken.

### 1.5Msps, Single-Supply, Low-Power, True-Differential, 12-Bit ADCs

## Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the fullscale analog input (RMS value) to the RMS quantization error (residual error). The theoretical minimum analog-todigital noise is caused by quantization error, and results directly from the ADC's resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

## Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals:

$$
\text { SINAD }(\mathrm{dB})=20 \times \log (\text { SignalRMS } / \text { Noiserms })
$$

Effective Number of Bits
Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the ENOB as follows:

$$
\mathrm{ENOB}=\frac{(\mathrm{SINAD}-1.76)}{6.02}
$$

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left(\frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}}}{V_{1}}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $\mathrm{V}_{5}$ are the amplitudes of the 2nd- through 5thorder harmonics.

Spurious-Free Dynamic Range
Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

Full-Power Bandwidth
Full-power bandwidth is the frequency at which the input signal amplitude attenuates by 3dB for a full-scale input.

Full-Linear Bandwidth Full-linear bandwidth is the frequency at which the sig-nal-to-noise plus distortion (SINAD) is equal to 68 dB .

## Intermodulation Distortion (IMD)

Any device with nonlinearities creates distortion products when two sine waves at two different frequencies ( $f_{1}$ and $f_{2}$ ) are input into the device. Intermodulation distortion (IMD) is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones, $\mathrm{f}_{1}$ and $f_{2}$. The individual input tone levels are at -7 dBFS . The intermodulation products are as follows:

- 2nd-order intermodulation products (IM2): $f_{1}+f_{2}$, $f_{2}-f_{1}$
- 3rd-order intermodulation products (IM3): $2 f_{1}-f_{2}$, $2 f_{2}-f_{1}, 2 f_{1}+f_{2}, 2 f_{2}+f_{1}$
- 4th-order intermodulation products (IM4): $3 f_{1}-f_{2}$, $3 f_{2}-f_{1}, 3 f_{1}+f_{2}, 3 f_{2}+f_{1}$
- 5th-order intermodulation products (IM5): 3f1-2f2, $3 f_{2}-2 f_{1}, 3 f_{1}+2 f_{2}, 3 f_{2}+2 f_{1}$

Chip Information
TRANSISTOR COUNT: 13,016
PROCESS: BiCMOS
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 12 TQFN | $\mathrm{T} 1244+3$ | $\underline{\mathbf{2 1 - 0 1 3}}$ |

### 1.5Msps, Single-Supply, Low-Power, <br> True-Differential, 12-Bit ADCs

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $5 / 04$ | Initial release | - |
| 1 | $4 / 09$ | Removed commercial temperature grade parts from data sheet | $1-8$ |

