ASAHI KASEI [AK4527B]
MS0056-E-00 2000/10
- 6 -
No. Pin Name I/O Function
23 LOUT3 O DAC3 Lch Analog Output Pin
24 ROUT3 O DAC3 Rch Analog Output Pin
25 LOUT2 O DAC2 Lch Analog Output Pin
26 ROUT2 O DAC2 Rch Analog Output Pin
27 LOUT1 O DAC1 Lch Analog Output Pin
28 ROUT1 O DAC1 Rch Analog Output Pin
29 LIN- I Lch Analog Negative Input Pin
30 LIN+ I Lch Analog Positive Input Pin
31 RIN- I Rch Analog Negative Input Pin
32 RIN+ I Rch Analog Positive Input Pin
DZF2 O Zero Input Detect 2 Pin (Note 2)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”.
33
OVF O Analog Input Overflow Detect Pin (Note 3)
This pin goes to “H” if the analog input of Lch or Rch is overflows.
34 VCOM O Common Voltage Output Pin, AVDD/2
Large external capacitor around 2.2µF is used to reduce power-supply noise.
35 VREFH I Positive Voltage Reference Input Pin, AVDD
36 AVDD - Analog Power Supply Pin, 4.5V∼5.5V
37 AVSS - Analog Ground Pin, 0V
38 DZF1 O Zero Input Detect 1 Pin (Note 2)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”.
39 MCLK I Master Clock Input Pin
40 P/S I Parallel/Serial Select Pin
“L”: Serial control mode, “H”: Parallel control mode
DIF0 I Audio Data Interface Format 0 Pin in parallel control mode41 CSN I Chip Select Pin in 3-wire serial control mode
This pin should be connected to DVDD at I2C bus control mode
DIF1 I Audio Data Interface Format 1 Pin in parallel control mode42 SCL/CCLK I Control Data Clock Pin in serial control mode
I2C = “L”: CCLK (3-wire Serial), I2C = “H”: SCL (I2C Bus)
LOOP0 I Loopback Mode 0 Pin in parallel control mode
Enables digital loop-back from ADC to 3 DACs.
43
SDA/CDTI I/O Control Data Input Pin in serial control mode
I2C = “L”: CDTI (3-wire Serial), I2C = “ H”: SDA (I2C Bus)
44 LOOP1 I Loopback Mode 1 Pin (Note 1)
Enables all 3 DAC channels to be input from SDTI1.
Notes: 1. SDOS, SMUTE, DFS, and LOOP1 pins are ORed with register data if P/S = “L”.
2. The group 1 and 2 can be selected by DZFM2-0 bits if P/S = “L” and DZFE = “L”.
3. This pin becomes OVF pin if OVFE bit is set to “1” at serial control mode.
4. All input pins should not be left floating.